home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.compilers
- Path: sparky!uunet!cs.utexas.edu!qt.cs.utexas.edu!yale.edu!yale!mintaka.lcs.mit.edu!spdcc!iecc!compilers-sender
- From: smith@das.harvard.edu (Mike Smith)
- Subject: Re: Optimizations for Pipelined Processors
- Reply-To: smith@das.harvard.edu (Mike Smith)
- Organization: Harvard University
- Date: Fri, 22 Jan 1993 15:35:26 GMT
- Approved: compilers@iecc.cambridge.ma.us
- Message-ID: <93-01-159@comp.compilers>
- References: <93-01-151@comp.compilers>
- Keywords: optimize, parallel
- Sender: compilers-sender@iecc.cambridge.ma.us
- Lines: 38
-
- s2861785@techst02.technion.ac.il (Alon Ziv) asks about implementing
- compiler back-ends for pipelined processors and (basically) about
- pipelining scheduling.
-
- |> So, the question is: _is_ there any research going on for these ideas? I
- |> would assume that it has started, and---if so---would very much like to
- |> have some references about progress so far, as it seems to be
- |> (potentially, at least) VERY interesting.
-
- Yes, lots. In the mid-1980s (during the research on RISC processors),
- there was considerable work done on pipeline scheduling to basically
- handle load delay slots, branch delay slots, and FP latencies. Today, the
- work on pipeline scheduling has moved to the world of superscalar and
- superpipelined processors (which require scheduling to get good
- performance). There has been a lot of work, especially from Universities
- like U. of Illinois (Wen-mei Hwu's project called IMPACT) and Stanford
- (the TORCH project) and from research centers like IBM Israel (Bernstein
- et al.) and IBM Watson (Ebcioglu et al) to name a few. A lot of this work
- is similar to the VLIW work originally done by Fisher (Trace Scheduling)
- and Nicolau (Percolation Scheduling).
-
- You can find a lot of interesting papers by looking through the recent
- proceedings from ASPLOS, ISCA, MICRO, and PLDI.
-
- I just finished a Ph.D. dissertation that describes an architecture and
- back-end scheduler for superscalar/superpipelined processors. This thesis
- has a large background section and bibliography which you might find
- interesting. My thesis is available via anonymous ftp from
- velox.stanford.edu (36.22.0.168). Once you are in,
- cd pub/papers
- get thesis.ps
-
- Hope you find it useful,
- Mike Smith
- smith@das.harvard.edu
- --
- Send compilers articles to compilers@iecc.cambridge.ma.us or
- {ima | spdcc | world}!iecc!compilers. Meta-mail to compilers-request.
-