home *** CD-ROM | disk | FTP | other *** search
- Newsgroups: comp.compilers
- Path: sparky!uunet!world!iecc!compilers-sender
- From: s2861785@techst02.technion.ac.il (Alon Ziv)
- Subject: Optimizations for Pipelined Processors
- Reply-To: s2861785@techst02.technion.ac.il (Alon Ziv)
- Organization: Compilers Central
- Date: Thu, 21 Jan 1993 11:13:46 GMT
- Approved: compilers@iecc.cambridge.ma.us
- Message-ID: <93-01-151@comp.compilers>
- Keywords: optimize, parallel, question, comment
- Sender: compilers-sender@iecc.cambridge.ma.us
- Lines: 23
-
- During a discussion with a friend who works for Intel in microprocessor
- developement, we found out that nothing is ever taught about implementing
- compiler back-ends for pipelined processors; in fact, it would even seem
- that some common optimizations would be potentially harmful on such a uP,
- while others---such as loop unrolling---have unexpected benefits.
- Moreover, there are some ``weird'' schemes used by assembly programmers on
- such processors (such as `mixing' instruction sequences for long,
- essentially independent computations) which are far out from standard
- practice in optimization.
-
- So, the question is: _is_ there any research going on for these ideas? I
- would assume that it has started, and---if so---would very much like to
- have some references about progress so far, as it seems to be
- (potentially, at least) VERY interesting.
-
- Alon Ziv
- --
- Internet: s2861785@t2.technion.ac.il . __
- [There's been plenty of work on pipeline scheduling. I'm sure readers will
- send in citations. -John]
- --
- Send compilers articles to compilers@iecc.cambridge.ma.us or
- {ima | spdcc | world}!iecc!compilers. Meta-mail to compilers-request.
-