By default RivaTuner uses early core clock match criteria and selects the minimal PLL dividers, which can derive requested clock frequency with 0.5% accuracy. You may force RivaTuner to ignore eatly match criteria and select the dividers, which can generate the closest possible clock frequency.
It will improve clock frequency generation accuracy, but may result in reduced stability.
