home *** CD-ROM | disk | FTP | other *** search
INI File | 2001-12-25 | 1.3 KB | 53 lines |
- [-COMMENT-:GLOBAL]
- # VHDL LANGUAGE KEYWORD FILE
-
- # CRIMSON EDITOR v3.1
- # FIRST EDITED BY Chang-woo,YANG 2001.5.11
- # =============================================================
- # = Here is a "PLDWorld.com"... http://www.PLDWorld.com =
- # = podongii@PLDWorld.com =
- # = oOOo oOOo =================================================
-
- [KEYWORDS0:GLOBAL]
- abs access after alias all and architecture array assert attribute
- begin block body buffer bus
- case component configuration constant
- disconnect downto
- else elsif end entity exit
- file for function
- generate generic group guarded
- if impure in inertial inout is
- label library linkage literal loop
- map mod
- nand new net nor not null
- of on open or others out
- package port postponed procedure process pure
- range record register reject rem report return rol ror
- select severity shared signal sla sll sra srl subtype
- then to transport type
- unaffected units until use
- variable
- wait when while with
- xnor xor
-
- [KEYWORDS1:GLOBAL]
- std_logic std_logic_vector std_ulogic std_ulogic_vector bit bit_vector integer BOOLEAN
-
- [KEYWORDS2:GLOBAL]
- altera lpm ieee work std alt_vtl UNISIM
-
- [KEYWORDS3:GLOBAL]
- + - * / &
-
- [KEYWORDS4:GLOBAL]
-
- [KEYWORDS5:GLOBAL]
-
- [KEYWORDS6:GLOBAL]
-
- [KEYWORDS7:GLOBAL]
-
- [KEYWORDS8:GLOBAL]
-
- [KEYWORDS9:GLOBAL]
-