home *** CD-ROM | disk | FTP | other *** search
-
-
-
- S I M P L E E E P R O M P R O G R A M M E R
- ===================================================
-
- Version 1.0
-
- Copywrite 1988 by Peter Mello
-
- Peter Mello
- Unisys Corp.
- 2 Enterprize Dr.
- Shelton, Conn 06484
-
- or 'PETER MELLO'
- on the Circuit Cellar Bulletin Board (203)871-1988
-
-
-
- The following is a discription of an EEPROM ( or is it an EAPROM, never
- could keep em straight ) programmer I've been using to program an
- INTEL 2817A EEPROM chip. I decided to use an EEPROM to hold my machine
- code for an 8031 circuit I am currently playing with. My primary reason
- for this was I couldn't justify spending $100.00 dollars for an EPROM
- progammer ( plus an eraser lamp ). The total cost of this circuit comes
- to $8.00 to $15.00 depending on where you buy your parts and how fancy
- you want to box it up ( not including power supply, 5v only needed).
- An added benifit turns out to be ease of use , no erasing needed, and
- it's quick. The full 2k x 8 EEPROM writes in less than 25 seconds on my
- 12Mhz AT, aproximatly.
- While the following is not exactly a wiring net list, the circuit is
- simple enough that I don't feel too guilty not churning one out. The
- two chip pinouts list the pinouts of the two main chips along with
- name of the signal on that pin. This along with the block diagram
- gives someone who really wants to build the circuit a fairly good
- chance of doing so.
- Also, while not shown, during debuging of the circuit I included
- LEDS on the 8 data buss lines going to the PC along with the four
- control lines connected to the PC. This coupled with some stratigic
- break points in the eeprom burner program helped to show the errors
- of logic in hardware and software while designing.
-
-
-
-
-
- Input pins from PC 'D' connector to my pc card.
- ==============================================================
-
- printer port signal signal name in 2817 circuit.
- --------------------- ----------------------------------
-
- 01) -STROBE { OUT OF PC } EXT /WR. WRITE SELECT FOR 8255.
- 02) data buss 0 DATA_BUS_D0
- 03) data buss 1 DATA_BUS_D1
- 04) data buss 2 DATA_BUS_D2
- 05) data buss 3 DATA_BUS_D3
- 06) data buss 4 DATA_BUS_D4
- 07) data buss 5 DATA_BUS_D5
- 08) data buss 6 DATA_BUS_D6
- 09) data buss 7 DATA_BUS_D7
- 10) -ACK Not Used
- 11) +BUSY { IN TO PC } Wait signal from earom.
- 12) +PE Not Used
- 13) +SLCT Not Used
- 14) -Auto Fd XT { OUT OF PC } EXT /RD. READ SELECT FOR 8255.
- 15) -Error Not Used
- 16) -INIT { OUT OF PC } EXT A0. REGISTER SELECT FOR 8255
- 17) -SLCT IN { OUT OF PC } EXT A1. REGISTER SELECT FOR 8255
- 18) Grnd Grnd
- 19) Grnd Grnd
- 20) Grnd Grnd
- 21) Grnd Grnd
- 22) Grnd Grnd
- 23) Grnd Grnd
- 24) Grnd Grnd
- 25) Grnd Grnd
-
-
- 74LS245 Pinout connections
- ============================
-
- EXT /RD (01) DR Vcc (20) Vcc
- DATA_BUS_D0 (02) A0 /E (19) GND
- DATA_BUS_D1 (03) A1 B0 (18) 8255_D0
- DATA_BUS_D2 (04) A2 B1 (17) 8255_D1
- DATA_BUS_D3 (05) A3 B2 (16) 8255_D2
- DATA_BUS_D4 (06) A4 B3 (15) 8255_D3
- DATA_BUS_D5 (07) A5 B4 (14) 8255_D4
- DATA_BUS_D6 (08) A6 B5 (13) 8255_D5
- DATA_BUS_D7 (09) A7 B6 (12) 8255_D6
- GND (10) GND B7 (11) 8255_D7
-
-
-
-
- circuit signal 8255 Pinouts ( ppi chip ) circuit signal
- ---------------- ============================ ----------------
-
- D3 (01) PA3 PA4 (40) D4
- D2 (02) PA2 PA5 (39) D5
- D1 (03) PA1 PA6 (38) D6
- D0 (04) PA0 PA7 (37) D7
- EXT /RD (05) /RD /WR (36) EXT /WR
- LOW (06) /CS RESET (35) LOW
- GND (07) GND D0 (34) DATA BUSS D0
- REG SELECT A1 (08) A1 D1 (33) DATA BUSS D1
- REG SELECT A0 (09) A0 D2 (32) DATA BUSS D2
- Unused (10) PC7 D3 (31) DATA BUSS D3
- /WE (11) PC6 D4 (30) DATA BUSS D4
- /OE (12) PC5 D5 (29) DATA BUSS D5
- Unused (13) PC4 D6 (28) DATA BUSS D6
- A8 (14) PC0 D7 (27) DATA BUSS D7
- A9 (15) PC1 VCC (26) Vcc
- A10 (16) PC2 PB7 (25) A7
- Unused (17) PC3 PB6 (24) A6
- A0 (18) PB0 PB5 (23) A5
- A1 (19) PB1 PB4 (22) A4
- A2 (20) PB2 PB3 (21) A3
-
-
-
-
- circuit signal 2718A Pinouts (earom) circuit signal
- --------------- =========================== ---------------
-
- PC'S BUSY (NOTE 3) (01) RDY/BUSY VCC (28) VCC
- (02) NC /WE (27) PC6 (NOTE 1)
- PB7 (03) A7 NC (26)
- PB6 (04) A6 A8 (25) PC0
- PB5 (05) A5 A9 (24) PC1
- PB4 (06) A4 NC (23)
- PB3 (07) A3 /OE (22) PC5 (NOTE 2)
- PB2 (08) A2 A10 (21) PC2
- PB1 (09) A1 /CE (20) LOW
- PB0 (10) A0 D7 (19) PA7
- PA0 (11) D0 D6 (18) PA6
- PA1 (12) D1 D5 (17) PA5
- PA2 (13) D2 D4 (16) PA4
- GND (14) GND D3 (15) PA3
-
-
-
-
- ===============================================================
- B L O C K D I A G R A M O F C I R C U I T
- ===============================================================
-
- IBM PC LS245 8255 2817A
-
- ----+ +-----+ +-------+ +------+
- | D0 <-> D7 | | D0 <-> D7 | | | |
- | <<------->>| |<<------->>| | <<-------->> | |
- | | | | | | |
- | | | | | PC0 -> PC7 | |
- | | | | | PB0 -> PB7 | |
- | | | | | PA0 -> PA7 | |
- | | DR | | | | |
- | +-----+ +-------+ +------+
- +-------+ ^ ^ ^ ^ ^
- | | | | | |
- EXT /RD ---------+---------------+ | | |
- EXT /WR ---------------------------+ | |
- EXT A0 + A1 -----------------------------+ |
- | |
- | |
- | LS00 ^ |
- | +-----+ + 10k OHM |
- | | | + PULLUP |
- BUSY --------<<---| |-<<--------+--------------------+
- | | |
- | +-----+
- -------------+
-
- =========================================================================
- =========================================================================
-
-
- NOTES TO DIAGRAM:
- =================
-
- 1) PC6 OF THE 8255 CHIP GOES THROUGH AN INVERTER (74LS00) GATE TO
- THE /WE PIN OF THE 2817A CHIP.
-
- 2) PC5 OF THE 8255 CHIP GOES THROUGH AN INVERTER (74LS00) GATE TO
- THE /OE PIN OF THE 2817A CHIP.
-
- 3) PIN 1 OF THE 2817A GOES THROUGH AN INVERTER ON IT'S WAY OUT
- OF THE CIRCUIT BACK TO THE PC PARALLEL PORT.
- THE 10K OHM PULLUP RESISTOR ON THE WAIT LINE FROM THE 2817A
- CHIP IS REQUIRED AS THIS IS AN OPEN DRAIN OUTPUT.
-
-
- +--------------------+
- | GENERAL COMMENT. |
- +--------------------+---------------------------------------------------+
- | If a close inspection of the circuit reveals a design deficintcy |
- | where i could be reading the busy bit of the 2817 through the |
- | 8255 instead of through the busy signal line of the parallel port, |
- | making for a 'cleaner' circuit, this abnomality is because of the |
- | overhead required whenever changing the IBM PC to 8255 interface |
- | from write to read, or read to write. |
- | |
- | |
- | peter mello |
- | 08/22/88 |
- +------------------------------------------------------------------------+