#### The Hardware Book (WinHelp32)





Welcome to the Hardware Book. Your electronic reference guide. Created and maintained by Joakim Ögren. This is the WinHelp version for Windows 95 and Windows NT v4.0. You will find the online version at <u>http://www.blackdown.org/~hwb/hwb.html.</u> Current version 1.3.

Converted from HTML 1997-11-22.

0	<u>Connectors</u>	Pinouts for connectors, buses etc.
Top 10	Connectors Top 10	Too many? These are the most common.
Š	<u>Cables</u>	How to build serial cables and many other cables.
A.	<u>Adapters</u>	How to build adapters.
-5	<u>Circuits</u>	Misc circuits (active filters etc).
	<u>Misc</u>	Misc information (encyclopaedia).
	Tables	Misc tables with info. (AWG)
• 🚯 •	WWW Links	Links to other electronic resources.
111	Download	Download a WinHelp or HTML version for offline viewing.
NEWS	HwB-News	Subscribe to the HwB Newsletter! Info about updates etc.
DEAD ) OB }	Wanted	Information I am currently looking for.
???	<u>About</u>	Who did this? And why?
	Comment	Send your comments to the author.

(C) <u>Joakim Ögren</u> 1996,1997

This is the URL for the WWW page: http://www.cablecity.com Open this address in your WWW browser. This is the URL for the WWW page: http://www.blackdown.org/~hwb/hwb.html Open this address in your WWW browser.

#### **Connector Menu**



What does the information that is listed for each connector mean? See the tutorial.

## **Buses:**

- ISA UPDATED (Technical)
- EISA (Technical)
- <u>PCI</u> <u>(Technical)</u>
- VESA LocalBus (VLB) (Technical)
- <u>CompactPCI</u> <u>(Technical)</u>
- IndustrialPCI
- <u>SmallPCI</u>
- <u>Miniature Card</u> (Technical)
- NUBus UPDATED
- <u>NuBus 90</u>
- Zorro II
- Zorro II/III
- <u>CPU-port (A1200)</u>
- Ramex (A1000)
- <u>Video Expansion (Amiga)</u>
- <u>CD</u>32 Expansion
- CardBus
- PC Card
- PC Card ATA
- PCMCIA
- <u>CompactFlash</u>
- <u>C-bus II</u>
- SSFDC
- <u>PC-104</u>
- <u>Unibus</u>

# Serial In/Out:

- <u>RS-232</u>
- Serial (PC 9)
- <u>Serial (PC 25)</u>
- <u>Serial (Amiga 1000)</u>
- <u>Serial (Amiga)</u>
- <u>Serial (MSX)</u>

- Serial (Printer)
- <u>Mouse (PS/2)</u> NEW
- Serial (15) №₩
- DEC Dual RS-232
- Macintosh RS-422
- <u>RS-422</u>
- Macintosh Serial
- C64 RS232 User Port
- DEC DLV11-J Serial
- <u>Cisco Console Port</u>
- <u>RocketPort Serialport</u>
- <u>CoCo Serial Printer</u>
- <u>Conrad Electronics MM3610D</u>

## Parallel In/Out:

- Parallel (PC)
- Parallel (Amiga)
- Parallel (Amiga 1000)
- <u>ECP Parallel</u> <u>(Technical)</u>
- <u>Centronics Printer</u>
- <u>MSX Parallel</u>
- Parallel (Olivetti M10)
- Amstrad CPC6128 Printer Port UPDATED

# **Misc In/Out:**

- <u>Universal Serial Bus (USB)</u> <u>(Technical)</u>
- BeBox GeekPort
- <u>C64/C16/C116/+4 Serial I/O</u>
- <u>Atari ACSI DMA</u>

## Video:

- VGA (VESA DDC)
- <u>VGA (15)</u>
- <u>VGA (9)</u>
- <u>CGA</u>
- <u>EGA</u>
- <u>PGA</u>
- MDA (Hercules)
- VESA Feature
- <u>Macintosh Video</u>
- <u>Amiga Video</u>
- <u>RF Monitor (Amiga 1000)</u>
- <u>CDTV Video Slot</u>
- PlayStation A/V UPDATED
- <u>Commodore 1084 & 1084S (Analog)</u>
- Commodore 1084 & 1084S (Digital)

- <u>Commodore 1084d & 1084dS</u>
- <u>Atari Jaguar A/V</u>
- <u>SNES Video</u>
- <u>NeoGeo Audio/Video</u>
- <u>Amstrad CPC6128 Monitor</u>
- <u>Amstrad CPC6128 Plus Monitor</u>
- <u>Atari ST Monitor</u>
- <u>Sun Video</u>
- ZX Spectrum 128 RGB
- <u>3b1-7300 Video</u>
- <u>CM-8/CoCo RGB</u>
- <u>AT&T 53D410</u>
- AT&T 6300 Taxan Monitor
- AT&T PC6300
- Vic 20 Video
- <u>C64 Audio/Video</u>
- <u>C65 Video</u>
- C128 RGBI
- C128/C64C Video
- <u>C16/C116/+4</u>
- CBM 1902A
- Spectravideo SVI318/328 Audio/Video

### Joysticks/Mice:

- <u>PC Gameport</u>
- PC Gameport+MIDI
- Amiga Mouse/Joy
- C64 Control Port
- <u>C16/C116/+4 Joystick</u>
- MSX Joystick
- SGI Mouse (Model 021-0004-002)
- Macintosh Mouse
- <u>Atari Mouse/Joy</u>
- Atari Enhanced Joystick
- <u>Atari 2600 Joystick</u>
- Atari 5200 Joystick
- Atari 7800 Joystick
- <u>Amstrad Digital/Joystick</u>
- <u>NeoGeo Joystick</u>

### **Keyboards:**

- Keyboard (5 PC)
- Keyboard (6 PC)
- Keyboard (XT)
- Keyboard (5 Amiga) UPDATED
- <u>Keyboard (6 Amiga)</u>

- <u>Keyboard (Amiga CD32)</u>
- Macintosh Keyboard
- AT&T 6300 Keyboard

#### **Diskdrives:**

- Internal Diskdrive
- <u>8" Floppy Diskdrive</u>
- External Diskdrive (Amiga)
- <u>MSX External Diskdrive</u>
- Amstrad CPC6128 Diskdrive 2
- Amstrad CPC6128 Plus External Diskdrive
- Macintosh External Drive
- Atari Floppy Port

## Harddrives:

- <u>SCSI Internal (Single-ended)</u>
- <u>SCSI Internal (Differential)</u>
- <u>SCSI External Centronics 50 (Single-ended)</u>
- <u>SCSI External Centronics 50 (Differential)</u>
- <u>SCSI-II External Hi D-Sub Connector (Single-ended)</u>
- <u>SCSI-II External Hi D-Sub Connector (Differential)</u>
- <u>SCSI External D-Sub (Future Domain)</u>
- SCSI External D-Sub (PC/Amiga/Mac)
- <u>Novell and Procomp External SCSI</u>
- IDE Internal
- ATA Internal
- ATA (44) Internal
- ESDI
- <u>ST506/412</u>
- Paravision SX-1 External IDE

## Misc data storage:

- <u>Mitsumi CD-ROM</u>
- Panasonic CD-ROM
- <u>Sony CD-ROM</u>
- <u>C64 Cassette</u>
- <u>C16/C116/+4 Cassette</u>
- <u>CoCo Cassette</u>
- <u>MSX Cassette</u>
- <u>Spectravideo SVI318/328 Cassette</u>
- <u>Amstrad CPC6128 Tape</u>

## **Memories:**

- <u>30 pin SIMM</u>
- <u>72 pin SIMM</u>
- <u>72 pin ECC SIMM</u>

- <u>72 pin SO DIMM</u>
- <u>144 pin SO DIMM</u>
- <u>168 pin DRAM DIMM (Unbuffered)</u>
- <u>168 pin SDRAM DIMM (Unbuffered)</u>
- <u>CDTV Memory Card</u>
- <u>SmartCard AFNOR</u>
- SmartCard ISO 7816-2
- <u>SmartCard ISO</u>

# Home audio/video:

- <u>SCART</u>
- <u>S-Video</u>
- DIN Audio
- <u>3.5 mm Mono Telephone plug</u>
- <u>3.5 mm Stereo Telephone plug</u>
- <u>6.25 mm Mono Telephone plug</u>
- <u>6.25 mm Stereo Telephone plug</u>

# PC motherboards:

- <u>5.25" Power</u>
- <u>3.5" Power</u>
- Motherboard Power UPDATED
- <u>Turbo LED</u>
- AT Backup Battery
- AT LED/Keylock
- PC-Speaker
- Motherboard IrDA
- Motherboard CPU Cooling fan

# Networking:

- <u>Ethernet 10Base-T & 100Base-T</u>
- Ethernet 100Base-T4
- <u>AUI</u>

# Cartridge/Expansion:

- <u>Atari 2600 Cartridge</u>
- <u>Atari 5200 Cartridge</u>
- <u>Atari 5200 Expansion</u>
- <u>Atari 7800 Cartridge</u>
- Atari 7800 Expansion
- Atari Cartridge Port
- GameBoy Cartridge
- <u>MSX Expansion</u>
- Vic 20 Memory Expansion
- <u>C64 Cartridge</u>
- <u>C64 User Port</u>

- <u>C128 Expansion Bus</u>
- <u>C16/+4 Expansion Bus</u>
- the second second
- <u>CDTV Diagnostic Slot</u>
- CDTV Expansion Slot
- <u>PC-Engine Cartridge</u>
- <u>SNES Cartridge</u>
- <u>TG-16 Cartridge</u>
- <u>ZX Spectrum AY-3-8912</u>
- ZX Spectrum ULA
- <u>Spectravideo SVI318/328 Expansion Bus</u>
- <u>Spectravideo SVI318/328 Game Cartridge</u>

## Misc:

- <u>MIDI Out</u>
- <u>MIDI In</u>
- <u>Minuteman UPS</u>
- <u>C64 Power Supply Connector</u>
- <u>Amstrad CPC6128 Stereo Connector</u>

Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

#### **Connector Tutorial**



# Short tutorial

# Heading

First at each page there a short heading describing what the connector is.

# **Pictures of the connectors**

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.



(At the computer)

There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:

NOT DRAWN YET...

(At the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the second is a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



(At the videocard)



(At the monitor cable)

# Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of

the physical connector.

5 PIN DIN 180° (DIN41524) at the computer.

# Pin table

The pin table is perhaps the information you are looking for. Should be simple to read. Contains mostly the following three columns; Pin, Name & Description.

#### Pin Nam Descriptio

- e n 1 CLO Key Clock
- CK
- 2 GND GND
- 3 DATA Key Data
- 4 VCC +5 VDC
- 5 n/c Not

connected

# **Contributor & Source**

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.

#### Example:

Contributor: Joakim Ögren


Source: Amiga 4000 User's Guide from Commodore

#### **ISA** Connector



# ISA

ISA=Industry Standard Architecture




A11 A12 A13	AEN A19 A18	Address enable; active high when DMA controls bus Address bit 19 Address bit 18 Address bit 17 Address bit 16 Address bit 15 Address bit 14
A14 A15	A17 A16	Address bit 17 Address bit 16
A16	A15	Address bit 15
A17	A14	Address bit 14
A18	A13	Address bit 13
A19	A12	Address bit 12
A20	A11	Address bit 11
A21	A10	Address bit 10
A22	A9	Address bit 9
A23	A8	Address bit 8
A24	A7	Address bit 7
A25	A6	Address bit 6
A26	A5	Address bit 5
A27	A4	Address bit 4
A28	A3	Address bit 3
A29	A2	Address bit 2
A30	A1	Address bit 1
A31	A0	Address bit 0
B1	GND	Ground

B2	RESET	Active high to reset or initialize system logic
B3 B4	+5V IRQ2	+5 VDC Interrupt Request 2
B5 B6	-5VDC DRQ2	-5 VDC DMA Request 2
B7 B8	-12VDC /NOWS	-12 VDC No WaitState
B9 B10 B11	+12VDC GND /SMEMW	+12 VDC Ground System Memory Write
B12	/SMEMR	System Memory Read
B13	/IOW	I/O Write
B14	/IOR	I/O Read
B15	/DACK3	DMA Acknowledge 3
B16	DRQ3	DMA Request 3
B17	/DACK1	DMA Acknowledge 1
B18	DRQ1	DMA Request 1
B19	/ REFRES H	Refresh
B20	CLOCK	System Clock (67 ns, 8-8.33 MHz, 50% duty cycle)
B21	IRQ7	Interrupt Request 7

B22	IRQ6	Interrupt Request 6
B23	IRQ5	Interrupt Request 5
B24	IRQ4	Interrupt Request 4
B25	IRQ3	Interrupt Request 3
B26	/DACK2	DMA Acknowledge 2
B27	T/C	Terminal count; pulses high when DMA term. count reached
B28	ALE	Address Latch Enable
B29	+5V	+5 VDC
B23 B30	OSC	High-speed Clock (70 ns, 14.31818 MHz, 50% duty
DOU	000	Cycle)
B31	GND	Ground
C1	SBHE	System bus high enable (data available on SD8-15)
C2	LA23	Address bit 23
C3	LA22	Address bit 22
C4	LA21	Address bit 21
C5	LA20	Address bit 20
C6	LA18	Address bit 19
C7	LA17	Address bit 18
C8	LA16	Address bit 17

C9	/MEMR	Memory Read (Active on all memory read cycles)
C10	/MEMW	Memory Write (Active on all memory write cycles)
C11	SD08	Data bit 8
C12	SD09	Data bit 9
C13	SD10	Data bit 10
C14	SD11	Data bit 11
C15	SD12	Data bit 12
C16	SD13	Data bit 13
C17	SD14	Data bit 14
C18	SD15	Data bit 15
D1	/ MEMCS1 6	Memory 16-bit chip select (1 wait, 16-bit memory cycle)
D2	/IOCS16	I/O 16-bit chip select (1 wait, 16-bit I/O cycle)
D3	IRQ10	Interrupt Request 10
D4	IRQ11	Interrupt Request 11
D5	IRQ12	Interrupt Request 12
D6	IRQ15	Interrupt Request 15
D7	IRQ14	Interrupt Request 14



Note: Direction is Motherboard relative ISA-Cards.

*Note: B8 was /CARD SLCDTD on the XT. Card selected, activated by cards in XT's slot J8* 

Contributor: Joakim Ögren , Rob Gill


Sources: IBM PC/AT Technical Reference, pages 1-25 through 1-37 Sources: <u>comp.sys.ibm.pc.hardware.\* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

Please send any comments to Joakim Ögren.

This the e-mail address: gillr@mailcity.com Choose this address in your e-mail reader. This is the URL for the ftp:

ftp://rtfm.mit.edu/pub/usenet/news.answers/pc-hardware-faq/part1 Open this address in your WWW browser or FTP client. This the e-mail address: ralf@alum.wpi.edu Choose this address in your e-mail reader.

#### **ISA (Tech) Connector**



# ISA (Technical)


This file is designed to give a basic overview of the bus found in most IBM clone computers, often referred to as the XT or AT bus. The AT version of the bus is upwardly compatible, which means that cards designed to work on an XT bus will work on an AT bus. This bus was produced for many years without any formal standard. In recent years, a more formal standard called the ISA bus (Industry Standard Architecture) has been created, with an extension called the EISA (Extended ISA) bus also now as a standard. The EISA bus extensions will not be detailed here.


This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own XT and AT compatible cards.

# **Physical Design:**

ISA cards can be either 8-bit or 16-bit. 8-bit cards only uses the first 62 pins and 16-bit cards uses all 98 pins. Some 8-bit cards uses some of the 16-bit extension pins to get more interrupts.

8-bit card:





CONNECTOR (At the computer)

# **Signal Descriptions:**

#### +5, -5, +12, -12

Power supplies. -5 is often not implemented.

#### AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer. When AEN is active, the DMA Controller has control of the address bus as the memory and I/O read/write command lines.

#### BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE. Some references refer to this signal as Buffered Address Latch Enable, or just Address Latch Enable (ALE). The Buffered-Address Latch Enable is used to latch SA0-19 on the falling edge. This signal is forced high during DMA cycles.

#### BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 4.77 to 8 MHz typical. 8.3 MHz is specified as the maximum, but many systems allow this clock to be set to 12 MHz and higher.

#### DACKx

DMA Acknowledge. The active-low DMA Acknowledge 0 to 3 and 5 to 7 are the corresponding acknowledge signals for DRQ 0-3, 5-7.

#### DRQx

DMA Request. These signals are asynchronous channel requests used by I/O channel devices to gain DMA service. DMA request channels 0-3 are for 8-bit data transfer. DAM request channels 5-7 are for 16-bit data transfer. DMA request channel 4 is used internally on the system board. DMA requests should be held high until the

corresponding DACK line goes active. DMA requests are serviced in the following priority sequence: High: DRQ 0, 1, 2, 3, 5, 6, 7 Lowest

#### IOCS16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master. The activelow I/O Chip Select 16 indicates that the current transfer is a 1 wait state, 16 bit I/O cycle. Open Collector.

#### I/O CH CK

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu. The I/O Channel Check is an active-low signal which indicates that a parity error exists in a device on the I/O channel.

#### I/O CH RDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long (15 microseconds, typical) can prevent RAM refresh cycles on some systems. This signal is called IOCHRDY (I/O Channel Ready) by some references. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers. This signal is pulled low by a memory or I/O device to lengthen memory or I/O read/write cycles. It should only be held low for a minimum of 2.5 microseconds.

#### IOR

The I/O Read is an active-low signal which instructs the I/O device to drive its data onto the data bus, SD0-SD15.

#### IOW

The I/O Write is an active-low signal which instructs the I/O device to read data from the data bus, SD0-SD15.

#### IRQx

Interrupt Request. IRQ2 has the highest priority. IRQ 10-15 are only available on AT machines, and are higher priority than IRQ 3-7. The Interrupt Request signals which indicate I/O service attention. They are prioritized in the following sequence: Highest IRQ 9(2),10,11,12,14,3,4,5,6,7

#### LAxx

Latchable Address lines. Combine with the lower address lines to form a 24 bit address space (16 MB) These unlatched address signals give the system up to 16 MB of address ability. The are valid when "BALE" is high.

#### MASTER

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle. This active-low signal is used in conjunction with a DRQ line by a processor on the I/O channel to gain control of the system. The I/O processor first issues a DRQ, and upon receiving the corresponding DACK, the I/O processor may assert MASTER, which will allow it to control the system address, data and control lines. This signal should not be asserted for more than 15 microseconds, or system memory may be corrupted du to the lack of memory refresh activity.

#### MEMCS16

The active-low Memory Chip Select 16 indicates that the current data transfer is a 1 wait state, 16 bit data memory cycle.

#### MEMR

The Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active on all memory read cycles.

#### MEMW

The Memory Write is an active-low signal which instructs memory devices to store data present on the data bus SD0-SD15. This signal is active on all memory write cycles.

#### NOWS

No Wait State. Used to shorten the number of wait states generated by the default ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

#### OSC

Oscillator, 14.31818 MHz, 50% Duty Cycle. Frequency varies. This was originally divided by 3 to provide the 4.77 MHz cpu clock of early PCs, and divided by 12 to produce the 1.19 MHz system clock. Some references have placed this signal as low as 1 MHz (possibly referencing the system clock), but most modern systems use 14.318 MHz.

This frequency (14.318 MHz) is four times the television colorburst frequency. Refresh timing on many PC's is based on OSC/18, or approximately one refresh cycle every 15 microseconds. Many modern motherboards allow this rate to be changed, which frees up some bus cycles for use by software, but also can cause memory errors if the system RAM cannot handle the slower refresh rates.

#### REFRESH

Refresh. Generated when the refresh logic is bus master. This active-low signal is used to indicate a memory refresh cycle is in progress. An ISA device acting as bus master may also use this signal to initiate a refresh cycle.

#### RESET

This signal goes low when the machine is powered up. Driving it low will force a system

#### SA0-SA19

System Address Lines, tri-state. The System Address lines run from bit 0 to bit 19. They are latched on to the falling edge of "BALE".

#### SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer. The System Bus High Enable indicates high byte transfer is occurring on the data bus SD8-SD15. This may also indicate an 8 bit transfer using the upper half of the bus data (if an odd address is present).

#### SD0-SD16

System Data lines, or Standard Data Lines. They are bidrectional and tri-state. On most systems, the data lines float high when not driven. These 16 lines provide for data transfer between the processor, memory and I/O devices.

#### SMEMR

System Memory Read Command line. Indicates a memory read in the lower 1 MB area. This System Memory Read is an active-low signal which instructs memory devices to drive data onto the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

#### SMEMW

System Memory Write Command line. Indicates a memory write in the lower 1 MB area. The System Memory Write is an active-low signal which instructs memory devices to store data preset on the data bus SD0-SD15. This signal is active only when the memory address is within the lowest 1MB of memory address space.

#### T/C

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete. Terminal Count provides a pulse when the terminal count for any DMA channel is reached.

# 8 Bit Memory or I/O Transfer Timing Diagram (4 wait states shown)

BCLK		 W1 W2	 W3	_
BALE	I <sup></sup> I			

AEN			 
SAO-SA19	<		 >-
Command Line (IORC,IOWC, SMRDC, or SMW	 IC)	 	 I
SDO-SD7 (READ)			 <>
SDO-SD7 (WRITE)	<		 >

Note: W1 through W4 indicate wait cycles.

BALE is placed high, and the address is latched on the SA bus. The slave device may safely sample the address during the falling edge of BALE, and the address on the SA bus remains valid until the end of the transfer cycle. Note that AEN remains low throughout the entire transfer cycle.


The command line is then pulled low (IORC or IOWC for I/O commands, SMRDSC or SMWTC for memory commands, read and write respectively). For write operations, the data remains on the SD bus for the remainder of the transfer cycle. For read operations, the data must be valid on the falling edge of the last cycle.

NOWS is sampled at the midpoint of each wait cycle. If it is low, the transfer cycle terminates without further wait states. CHRDY is sampled during the first half of the clock cycle. If it is low, further wait cycles will be inserted.

The default for 8 bit transfers is 4 wait states. Some computers allow the number of default wait states to be changed.

# 16 Bit Memory or I/O Transfer Timing Diagram (1 wait state shown)

BCLK	I I I I I	 
AEN [2]		 



An asterisk (\*) denotes the point where the signal is sampled.

[1] The portion of the address on the LA bus for the NEXT cycle may now be placed on the bus. This is used so that cards may begin decoding the address early. Address pipelining must be active.

[2] AEN remains low throughout the entire transfer cycle, indicating that a normal (non-DMA) transfer is occurring.

[3] Some bus controllers sample this signal during the same clock cycle as M16, instead of during the first wait state, as shown above. In this case, IO16 needs to be pulled low as soon as the address is decoded, which is before the I/O command lines are active.

[4] M16 is sampled a second time, in case the adapter card did not active the signal in time for the first sample (usually because the memory device is not monitoring the LA bus for early address information, or is waiting for the falling edge of BALE).

16 bit transfers follow the same basic timing as 8 bit transfers. A valid address may

appear on the LA bus prior to the beginning of the transfer cycle. Unlike the SA bus, the LA bus is not latched, and is not valid for the entire transfer cycle (on most computers). The LA bus should be latched on the falling edge of BALE. Note that on some systems, the LA bus signals will follow the same timing as the SA bus. On either type of system, a valid address is present on the falling edge of BALE.

I/O adapter cards do not need to monitor the LA bus or BALE, since I/O addresses are always within the address space of the SA bus.

SBHE will be pulled low by the system board, and the adapter card must respond with IO16 or M16 at the appropriate time, or else the transfer will be split into two separate 8 bit transfers. Many systems expect IO16 or M16 before the command lines are valid. This requires that IO16 or M16 be pulled low as soon as the address is decoded (before it is known whether the cycle is I/O or Memory). If the system is starting a memory cycle, it will ignore IO16 (and vice-versa for I/O cycles and M16).


For read operations, the data is sampled on the rising edge of the last clock cycle. For write operations, valid data appears on the bus before the end of the cycle, as shown in the timing diagram. While the timing diagram indicates that the data needs to be sampled on the rising clock, on most systems it remains valid for the entire clock cycle.

The default for 16 bit transfers is 1 wait state. This may be shortened or lengthened in the same manner as 8 bit transfers, via NOWS and CHRDY. Many systems only allow 16 bit memory devices (and not I/O devices) to transfer using 0 wait states (NOWS has no effect on 16 bit I/O cycles).

SMRDC/SMWTC follow the same timing as MRDC/MWTC respectively when the address is within the lower 1 MB. If the address is not within the lower 1 MB boundary, SMRDC/SMWTC will remain high during the entire cycle.

It is also possible for an 8 bit bus cycle to use the upper portion of the bus. In this case, the timing will be similar to a 16 bit cycle, but an odd address will be present on the bus. This means that the bus is transferring 8 bits using the upper data bits (SD8-SD15).

# Shortening or Lengthening the bus cycle:



SBHE		
 	I	
SA0-SA19		
 <><	><	>
IO16		
	 *	
CHRDY		
*	-    * * [1]	
NOWS		
I		 * [2]
IORC		
I	۱۱	I
SD0-SD15		
<><>	<>	

```
<____>----
```

\*

An asterisk (\*) denotes the point where the signal is sampled. W=Wait Cycle

\*

This timing diagram shows three different transfer cycles. The first is a 16 bit standard I/O read. This is followed by an almost identical 16 bit I/O read, with one wait state inserted. The I/O device pulls CHRDY low to indicate that it is not ready to complete the transfer (see [1]). This inserts a wait cycle, and CHRDY is again sampled. At this second sample, the I/O device has completed its operation and released CHRDY, and the bus cycle now terminates. The third cycle is an 8 bit transfer, which is shortened to 1 wait state (the default is 4) by the use of NOWS.

\*

# I/O Port Addresses

Note: Only the first 10 address lines are decoded for I/O operations. This limits the I/O address space to address 3FF (hex) and lower. Some systems allow for 16 bit I/O address space, but may be limited due to some I/O cards only decoding 10 of these 16 bits.

#### Port (hex) Port Assignments

- 000-00F DMA Controller
- 010-01F DMA Controller (PS/2)
- 020-02F Master Programmable Interrupt Controller (PIC)
- 030-03F Slave PIC
- 040-05F Programmable Interval Timer (PIT)
- 060-06F Keyboard Controller
- 070-071 Real Time Clock
- 080-083 DMA Page Register
- 090-097 Programmable Option Select (PS/2)
- 0A0-0AF PIC #2
- 0C0-0CF DMAC #2
- 0E0-0EF reserved
- 0F0-0FF Math coprocessor, PCJr Disk Controller
- 100-10F Programmable Option Select (PS/2)
- 110-16F AVAILABLE
- 170-17F Hard Drive 1 (AT)
- 180-1EF AVAILABLE
- 1F0-1FF Hard Drive 0 (AT)
- 200-20F Game Adapter
- 210-217 Expansion Card Ports

220-26F	AVAILABLE
278-27F	Parallel Port 3
280-2A1	AVAILABLE
2A2-2A3	clock

- 2B0-2DF EGA/Video
- 2E2-2E3 Data Acquisition Adapter (AT)
- 2E8-2EF Serial Port COM4
- 2F0-2F7 Reserved
- 2F8-2FF Serial Port COM2
- 300-31F Prototype Adapter, Periscope Hardware Debugger
- 320-32F AVAILABLE
- 330-33F Reserved for XT/370
- 340-35F AVAILABLE
- 360-36F Network
- 370-377 Floppy Disk Controller
- 378-37F Parallel Port 2
- 380-38F SDLC Adapter
- 390-39F Cluster Adapter
- 3A0-3AF reserved
- 3B0-3BF Monochrome Adapter
- 3BC-3BF Parallel Port 1
- 3C0-3CF EGA/VGA
- 3D0-3DF Color Graphics Adapter
- 3E0-3EF Serial Port COM3
- 3F0-3F7 Floppy Disk Controller
- 3F8-3FF Serial Port COM1

Soundblaster cards usually use I/O ports 220-22F. Data acquisition cards frequently use 300-31F.

# **DMA Read and Write**

The ISA bus uses two DMA controllers (DMAC) cascaded together. The slave DMAC connects to the master DMAC via DMA channel 4 (channel 0 on the master DMAC). The slave therefore gains control of the bus through the master DMAC. On the ISA bus, the DMAC is programmed to use fixed priority (channel 0 always has the highest priority), which means that channel 0-4 from the slave have the highest priority (since they connect to the master channel 0), followed by channels 5-7 (which are channel 1-3 on the master).

The DMAC can be programmed for read transfers (data is read from memory and

written to the I/O device), write transfers (data is read from the I/O device and written to memory), or verify transfers (neither a read or a write - this was used by DMA CH0 for DRAM refresh on early PCs).

Before a DMA transfer can take place, the DMA Controller (DMAC) must be programmed. This is done by writing the start address and the number of bytes to transfer (called the transfer count) and the direction of the transfer to the DMAC. After the DMAC has been programmed, the device may activate the appropriate DMA request (DRQx) line.

# **Slave DMA Controller**

# I/O Port

- 0000 DMA CH0 Memory Address Register Contains the lower 16 bits of the memory address, written as two consecutive bytes.
- 0001 DMA CH0 Transfer Count Contains the lower 16 bits of the transfer count, written as two consecutive bytes.
- 0002 DMA CH1 Memory Address Register
- 0003 DMA CH1 Transfer Count
- 0004 DMA CH2 Memory Address Register
- 0005 DMA CH2 Transfer Count
- 0006 DMA CH3 Memory Address Register
- 0007 DMA CH3 Transfer Count
- 0008 DMAC Status/Control Register Status (I/O read) bits 0-3: Terminal Count, CH 0-3 - bits 4-7: Request CH0-3 Control (write)
  - bit 0: Mem to mem enable (1 = enabled)
  - bit 1: ch0 address hold enable (1 = enabled)
  - bit 2: controller disable (1 = disabled)
  - bit 3: timing (0 = normal, 1 = compressed)
  - bit 4: priority (0 = fixed, 1 = rotating)
  - bit 5: write selection (0 = late, 1 = extended)
  - bit 6: DRQx sense asserted (0 = high, 1 = low)
  - bit 7: DAKn sense asserted (0 = low, 1 = high)
- 0009 Software DRQn Request
  - bits 0-1: channel select (CH0-3)
  - bit 2: request bit (0 = reset, 1 = set)
- 000 DMA mask register

A	- bits 0-1: channel select (CH0-3)
000	- bit 2: mask bit (0 = reset, 1 = set)
	DMA Mode Register
В	- bits 0-1: channel select (CH0-3)
	- bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read
	transfer, $11 = reserved$
	- bit 4: Auto init (0 = disabled, 1 = enabled) bit 5: Address (0 = increment, 1 = decrement)
	<ul> <li>bit 5: Address (0 = increment, 1 = decrement)</li> <li>bits 6-7: 00 = demand transfer mode, 01 = single transfer</li> </ul>
	mode, 10 = block transfer mode, 11 = cascade mode
000	DMA Clear Byte Pointer
C	Writing to this causes the DMAC to clear the pointer used
•	to keep track of 16 bit data transfers into and out of the
	DMAC for hi/low byte sequencing.
000	DMA Master Clear (Hardware Reset)
D	
000	DMA Reset Mask Register - clears the mask register
E	
000F	DMA Mask Register
	- bits 0-3: mask bits for CH0-3 (0 = not masked, 1 =
0004	masked)
	DMA CH2 Page Register (address bits A16-A23)
	DMA CH3 Page Register DMA CH1 Page Register
	DMA CH1 Page Register
	DMA CH6 Page Register
008	DMA CH7 Page Register
A	
800	DMA CH5 Page Register
В	
Mas	ter DMA Controller
I/O	Port

- 00C0 DMA CH4 Memory Address Register Contains the lower 16 bits of the memory address, written as two consecutive bytes.
- 00C2 DMA CH4 Transfer Count

Contains the lower 16 bits of the transfer count, written as two consecutive bytes.

- 00C4 DMA CH5 Memory Address Register
- 00C6 DMA CH5 Transfer Count
- 00C8 DMA CH6 Memory Address Register
- 00C DMA CH6 Transfer Count

A

00C DMA CH7 Memory Address Register

С

00C DMA CH7 Transfer Count

Е

00D0 DMAC Status/Control Register

Status (I/O read) bits 0-3: Terminal Count, CH 4-7

- bits 4-7: Request CH4-7

- Control (write)- bit 0: Mem to mem enable (1 = enabled)
- bit 1: ch0 address hold enable (1 = enabled)
- bit 2: controller disable (1 = disabled)
- bit 3: timing (0 = normal, 1 = compressed)
- bit 4: priority (0 = fixed, 1 = rotating)
- bit 5: write selection (0 = late, 1 = extended)
- bit 6: DRQx sense asserted (0 = high, 1 = low)
- bit 7: DAKn sense asserted (0 = low, 1 = high)
- 00D2 Software DRQn Request
  - bits 0-1: channel select (CH4-7)
  - bit 2: request bit (0 = reset, 1 = set)
- 00D4 DMA mask register
  - bits 0-1: channel select (CH4-7)
  - bit 2: mask bit (0 = reset, 1 = set)
- 00D6 DMA Mode Register
  - bits 0-1: channel select (CH4-7)

```
- bits 2-3: 00 = verify transfer, 01 = write transfer, 10 = read transfer, 11 = reserved
```

- bit 4: Auto init (0 = disabled, 1 = enabled)
- bit 5: Address (0 = increment, 1 = decrement)
- bits 6-7: 00 = demand transfer mode, 01 = single transfer
- mode, 10 = block transfer mode, 11 = cascade mode
- 00D8 DMA Clear Byte Pointer

Writing to this causes the DMAC to clear the pointer used to keep track of 16 bit data transfers into and out of the DMAC for hi/low byte sequencing.

- 00D DMA Master Clear (Hardware Reset)
- А

00D DMA Reset Mask Register - clears the mask register C


- 00D DMA Mask Register
- bits 0-3: mask bits for CH4-7 (0 = not masked, 1 = masked)

# **Single Transfer Mode**

The DMAC is programmed for transfer. The DMA device requests a transfer by driving the appropriate DRQ line high. The DMAC responds by asserting AEN and acknowledges the DMA request through the appropriate DAK line. The I/O and memory command lines are also asserted. When the DMA device sees the DAK signal, it drops the DRQ line.

The DMAC places the memory address on the SA bus (at the same time as the command lines are asserted), and the device either reads from or writes to memory, depending on the type of transfer. The transfer count is incremented, and the address incremented/decremented. DAK is de-asserted. The cpu now once again has control of the bus, and continues execution until the I/O device is once again ready for transfer. The DMA device repeats the procedure, driving DRQ high and waiting for DAK, then transferring data. This continues for a number of cycles equal to the transfer count. When this has been completed, the DMAC signals the cpu that the DMA transfer is complete via the TC (terminal count) signal.

BCLK		
DRQx		
AEN	I	l
DAKx	I	
SAO-SA15	<	



# **Block Transfer Mode**

The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. In response to the DAK signal, the DMA device drops DRQ. The DMAC places the address for DMA transfer on the address bus. Both the memory and I/O command lines are asserted (since DMA involves both an I/O and a memory device). AEN prevents I/O devices from responding to the I/O command lines, which would not result in proper operation since the I/O lines are active, but a memory address is on the address bus. The data transfer is now done (memory read or write), and the DMAC increments/decrements the address and begins another cycle. This continues for a number of cycles equal to the DMAC transfer count. When this has been completed, the terminal count signal (TC) is generated by the DMAC to inform the cpu that the DMA transfer has been completed.

Note: Block transfer must be used carefully. The bus cannot be used for other things (like RAM refresh) while block mode transfers are being done.

# **Demand Transfer Mode**

The DMAC is programmed for transfer. The device attempting DMA transfer drives the appropriate DRQ line high. The motherboard responds by driving AEN high and DAK low. This indicates that the DMA device is now the bus master. Unlike single transfer and block transfer, the DMA device does not drop DRQ in response to DAK. The DMA device transfers data in the same manner as for block transfers. The DMAC will continue to generate DMA cycles as long as the I/O device asserts DRQ. When the I/O device is unable to continue the transfer (if it no longer had data ready to transfer, for example), it drops DRQ and the cpu once again has control of the bus. Control is returned to the DMAC by once again asserting DRQ. This continues until the terminal count has been reached, and the TC signal informs the cpu that the transfer has been completed.

# Interrupts on the ISA bus

Name Interr Description

	upt	
NMI	2	Parity Error, Mem Refresh
IRQ0	8	8253 Channel 0 (System
		Timer)
IRQ1	9	Keyboard
IRQ2	А	Cascade from slave PIC
IRQ3	В	COM2
IRQ4	С	COM1
IRQ5	D	LPT2
IRQ6	E	Floppy Drive Controller
IRQ7	F	LPT1
IRQ8	F	Real Time Clock
IRQ9	F	Redirection to IRQ2
IRQ1	F	Reserved
0		
IRQ11	F	Reserved
IRQ1	F	Mouse Interface
2		
IRQ1	F	Coprocessor
3		
IRQ1	F	Hard Drive Controller
4		
IRQ1	F	Reserved
5		
	0.0	

IRQ0,1,2,8, and 13 are not available on the ISA bus.

The IBM PC and XT had only a single 8259 interrupt controller. The AT and later machines have a second interrupt controller, and the two are used in a master/slave combination. IRQ2 and IRQ9 are the same pin on most ISA systems. Interrupts on most systems may be either edge triggered or level triggered. The default is usually edge triggered, and active high (low to high transition). The interrupt level must be held high until the first interrupt acknowledge cycle (two interrupt acknowledge bus cycles are generated in response to an interrupt request).

The software aspects of interrupts and interrupt handlers is intentionally omitted from this document, due to the numerous syntactical differences in software tools and the fact that adequate documentation of this topic is usually provided with development software.

## **Bus Mastering:**

An ISA device may take control of the bus, but this must be done with caution. There

are no safety mechanisms involved, and so it is easily possible to crash the entire system by incorrectly taking control of the bus. For example, most systems require bus cycles for DRAM refresh. If the ISA bus master does not relinquish control of the bus or generate its own DRAM refresh cycles every 15 microseconds, the system RAM can become corrupted. The ISA adapter card can generate refresh cycles without relinquishing control of the bus by asserting REFRESH. MRDC can be then monitored to determine when the refresh cycle ends.

To take control of the bus, the device first asserts its DRQ line. The DMAC sends a hold request to the cpu, and when the DMAC receives a hold acknowledge, it asserts the appropriate DAK line corresponding to the DRQ line asserted. The device is now the bus master. AEN is asserted, so if the device wishes to access I/O devices, it must assert MASTER16 to release AEN. Control of the bus is returned to the system board by releasing DRQ.

Contributor: Joakim Ögren, Niklas Edmundsson, Mark Sokos, Pieter Hollants


Sources: Mark Sokos ISA page

Sources: "ISA System Architecture, 3rd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40996-8 Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson ISBN 0-201-40995-X

Sources: "Microcomputer Busses" by R.M. Cram ISBN 0-12-196155-9 Sources: HelpPC v2.10 Quick Reference Utility, by David Jurgens Sources: ZIDA 80486 Mother Board User's Manual. OPTi 486. 82C495sx

This the e-mail address: nikke@ing.umu.se Choose this address in your e-mail reader. This the e-mail address: fxmts205@rz.uni-frankfurt.de Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/isa.txt Open this address in your WWW browser.

### **EISA** Connector



E12 E13 E14 E15 E16 E17 E18	RES RES GND KEY BE1# LA31#	Reserved Reserved Ground Access Key Byte Enable 1 Latchable Addressline 31
E19 E20	GND LA30#	Ground Latchable Addressline 30
E21	LA28#	Latchable Addressline 28
E22	LA27#	Latchable Addressline 27
E23	LA25#	Latchable Addressline 25
E24 E25	GND KEY	Ground Access Key
E26	LA15	Latchable Addressline 15
E27	LA13	Latchable Addressline 13
E28	LA12	Latchable Addressline 12
E29	LA11	Latchable Addressline 11
E30 E31	GND LA9	Ground Latchable Addressline 9
F1 F2 F3 F4 F5 F6	GND +5V +5V  KEY	Ground +5 VDC +5 VDC Access Key
		,

F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20 F21 F22 F23 F24 F25 F26 F27 F28 F29 F30 F31	 +12V M/IO# LOCK# RES GND RES BE3# KEY BE2# BE0# GND +5V LA29# LA29# LA24# KEY LA26# LA24# KEY LA16 LA14 +5V +5V GND LA14	+12 VDC Memory/Input-Output Lock bus Reserved Ground Reserved Byte Enable 3 Access Key Byte Enable 2 Byte Enable 2 Byte Enable 0 Ground +5 VDC Latchable Addressline 29 Ground Latchable Addressline 26 Latchable Addressline 24 Access Key Latchable Addressline 14 +5 VDC +5 VDC +5 VDC Ground Latchable
		Addressline 10
G1 G2 G3	LA7 GND LA4	Latchable Addressline 7 Ground Latchable Addressline 4

G4	LA3	Latchable Addressline 3
G5 G6 G7 G8 G9 G10 G11 G12 G13 G14 G15 G16 G17 G18 G19	GND KEY D17 D19 D20 D22 GND D25 D26 D28 KEY GND D30 D31 MREQx	Ground Access Key Data 17 Data 19 Data 20 Data 20 Data 22 Ground Data 25 Data 26 Data 28 Access Key Ground Data 30 Data 31 Master Request
H1	LA8	Latchable
H2	LA6	Addressline 8 Latchable
H3	LA5	Addressline 6 Latchable Addressline 5
H4 H5	+5V LA2	+5 VDC Latchable
H6 H7 H8 H9 H10 H11 H12 H13 H14 H15	KEY D16 D18 GND D21 D23 D24 GND D27 KEY	Addressline 2 Access Key Data 16 Data 18 Ground Data 21 Data 23 Data 24 Ground Data 27 Access Key

H16	D29	Data 29

H17 +5V +5 VDC

H18 +5V +5 VDC

### H19 MAKx Master Acknowledge

Contributor: Joakim Ögren, Mark Sokos

Sources: Mark Sokos EISA page

Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-X

Sources: comp.sys.ibm.pc.hardware.\* FAQ Part 4, maintained by Ralph Valentino

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/eisa.txt Open this address in your WWW browser.

### **EISA (Tech) Connector**



# EISA (Technical)

This section is currently based solely on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the EISA Bus, so that hobbyists and amateurs can design their own EISA compatible cards.

It is not intended to provide complete coverage of the EISA standard.

EISA is an acronym for Extended Industry Standard Architecture. It is an extension of the ISA architecture, which is a standardized version of the bus originally developed by IBM for their PC computers. EISA is upwardly compatible, which means that cards originally designed for the 8 bit IBM bus (often referred to as the XT bus) and cards designed for the 16 bit bus (referred to as the AT bus, and also as the ISA bus), will work in an EISA slot. EISA specific cards will not work in an AT or an XT slot.

The EISA connector uses multiple rows of connectors. The upper row is the same as a regular ISA slot, and the lower row contains the EISA extension. The slot is keyed so that ISA cards cannot be inserted to the point where they connect with the EISA signals.

# **Signal Descriptions**

### +5, -5, +12, -12

Power supplies. -5 is often not implemented.

### AEN

Address Enable. This is asserted when a DMAC has control of the bus. This prevents an I/O device from responding to the I/O command lines during a DMA transfer.

### BALE

Bus Address Latch Enable. The address bus is latched on the rising edge of this signal. The address on the SA bus is valid from the falling edge of BALE to the end of the bus cycle. Memory devices should latch the LA bus on the falling edge of BALE.

### BCLK

Bus Clock, 33% Duty Cycle. Frequency Varies. 8.33 MHz is specified as the maximum, but many systems allow this clock to be set to 10 MHz and higher.

### BE(x)

Byte Enable. Indicates to the slave device which bytes on the data bus contain valid data. A 16 bit transfer would assert BE0 and BE1, for example, but not BE2 or BE3.

### СНСНК

Channel Check. A low signal generates an NMI. The NMI signal can be masked on a PC, externally to the processor (of course). Bit 7 of port 70(hex) (enable NMI interrupts) and bit 3 of port 61 (hex) (recognition of channel check) must both be set to zero for an NMI to reach the cpu.

### CHRDY

Channel Ready. Setting this low prevents the default ready timer from timing out. The slave device may then set it high again when it is ready to end the bus cycle. Holding this line low for too long can cause problems on some systems. CHRDY and NOWS should not be used simultaneously. This may cause problems with some bus controllers.

### CMD

Command Phase. This signal indicates that the current bus cycle is in the command phase. After the start phase (see START), the data is transferred during the CMD phase. CMD remains asserted from the falling edge of START until the end of the bus cycle.

### SD0-SD16

System Data lines. They are bidrectional and tri-state.

### DAKx

DMA Acknowledge.

### DRQx

DMA Request.

### EX16

EISA Slave Size 16. This is used by the slave device to inform the bus master that it is capable of 16 bit transfers.

### EX32

EISA Slave Size 32. This is used by the slave device to inform the bus master that it is capable of 32 bit transfers.

### EXRDY

EISA Ready. If this signal is asserted, the cycle will end on the next rising edge of BCLK. The slave device drives this signal low to insert wait states.

### IO16

I/O size 16. Generated by a 16 bit slave when addressed by a bus master.

### IORC

I/O Read Command line.

### IOWC

I/O Write Command line.

### IRQx

Interrupt Request. IRQ2 has the highest priority.

### LAxx

Latchable Address lines.

### LOCK

Asserting this signal prevents other bus masters from requesting control of the bus.

### MAKx

Master Acknowledge for slot x: Indicates that the bus master request (MREQx) has been granted.

### **MASTER16**

16 bit bus master. Generated by the ISA bus master when initiating a bus cycle.

### M/IO

Memory/Input-Output. This is used to indicate whether the current bus cycle is a memory or an I/O operation.

### M16

Memory Access, 16 bit

### MRDC

Memory Read Command line.

### MREQx

Master Request for Slot x: This is a slot specific request for the device to become the bus master.

### **MSBURST**

Master Burst. The bus master asserts this signal in response to SLBURST. This tells the slave device that the bus master is also capable of burst cycles.

### **MWTC**

Memory Write Command line.

### NOWS

No Wait State. Used to shorten the number of wait states generated by the default

ready timer. This causes the bus cycle to end more quickly, since wait states will not be inserted. Most systems will ignore NOWS if CHRDY is active (low). However, this may cause problems with some bus controllers, and both signals should not be active simultaneously.

### OSC

Oscillator, 14.318 MHz, 50% Duty Cycle. Frequency varies.

### REFRESH

Refresh. Generated when the refresh logic is bus master.

### RESDRV

This signal goes low when the machine is powered up. Driving it low will force a system reset.

### SA0-SA19

System Address Lines, tri-state.

### SBHE

System Bus High Enable, tristate. Indicates a 16 bit data transfer.

### SLBURST

Slave Burst. The slave device uses this to indicate that it is capable of burst cycles. The bus master will respond with MSBURST if it is also capable of burst cycles.

### SMRDC

Standard Memory Read Command line. Indicates a memory read in the lower 1 MB area.

### SMWTC

Standard Memory Write Command line. Indicates a memory write in the lower 1 MB area.

### START

Start Phase. This signal is low when the current bus cycle is in the start phase. Address and M/IO signals are decoded during this phase. Data is transferred during the command phase (indicated by CMD).

### тс

Terminal Count. Notifies the cpu that that the last DMA data transfer operation is complete.


### W/R

Write or Read. Used to indicate if the current bus cycle is a read or a write operation.

Contributor: Joakim Ögren, Mark Sokos

Sources: <u>Mark Sokos EISA page</u> Sources: "Eisa System Architecture, 2nd Edition" by Tom Shanley and Don Anderson, ISBN 0-201-40995-X


### **PCI Connector**



# PCI

#### PCI=Peripheral Component Interconnect

PCI Universal Card 32/64 bit



		V	al	
A1	TRST			Test Logic Reset
A2	+12V			+12 VDC
A3	TMS			Test Mde Select
A4 A5	TDI +5V			Test Data Input +5 VDC
A5 A6	INTA			Interrupt A
A7	INTC			Interrupt C
A8	+5V			+5 VDC
A9	RESV			Reserved VDC
	01		0.	
A10	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3
A11	RESV	V	Rall	V) Reserved VDC
,,,,,	03			
A12	GND0	(OPE	(OPEN)	Ground or Open (Key)
	3	N)		
A13	GND0 5	(OPE N)	(OPEN)	Ground or Open (Key)
A14	RESV	11)		Reserved VDC
	05			
A15	RESE			Reset
	T			
A16	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
A17	GNT	v	i (an	Grant PCI use
A18	GND0			Ground
	8			
A19	RESV			Reserved VDC
A 20	06			Adross/Data 20
A20 A21	AD30 +3.3V			Address/Data 30 +3.3 VDC
	01			0.0 000
A22	AD28			Address/Data 28
A23	AD26			Address/Data 26
A24	GND1			Ground
	0			

A25 A26	AD24 IDSEL	Address/Data 24 Initialization Device Select
A27	+3.3V 03	+3.3 VDC
A28	AD22	Address/Data 22
A29	AD20	Address/Data 20
A30	GND1 2	Ground
A31	—	Address/Data 18
A32		Address/Data 16
A33	+3.3V	+3.3 VDC
	05	
A34	FRAM	Address or Data
	E	phase
A35	GND1	Ground
	4	
A36	TRDY	Target Ready
A37	GND1	Ground
	5	
A38	STOP	Stop Transfer Cycle
A39	+3.3V	+3.3 VDC
A40	07 SDON	Snoop Done
A+0	E	
A41	SBO	Snoop Backoff
A42	GND1	Ground
	7	
A43	PAR	Parity
A44	-	Address/Data 15
A45	+3.3V 10	+3.3 VDC
A46	AD13	Address/Data 13
A47	AD11	Address/Data 11
A48	GND1	Ground
	9	
A49	AD9	Address/Data 9

A52	C/BE0			Command, Byte Enable 0
A53	+3.3V 11			+3.3 VDC
A54	AD6			Address/Data 6
A55	AD4			Address/Data 4
A56	GND2 1			Ground
A57	AD2			Address/Data 2
A58	AD0		_	Address/Data 0
A59	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3
A60	REQ6	V	Rall	V) Request 64 bit ???
,	4			
A61	VCC1			+5 VDC
A62	1 VCC1			+5 VDC
702	3			10 000
A63	GND			Ground
A63 A64	C/			Command, Byte
	C/ BE[7] # C/			Command, Byte Enable 7 Command, Byte
A64	C/ BE[7] # C/ BE[5]			Command, Byte Enable 7
A64 A65	C/ BE[7] # C/ BE[5] #	+3.3	Signal	Command, Byte Enable 7 Command, Byte Enable 5
A64	C/ BE[7] # C/ BE[5]	+3.3 V	Signal Rail	Command, Byte Enable 7 Command, Byte
A64 A65	C/ BE[7] # C/ BE[5] # +5V PAR6		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3
A64 A65 A66 A67	C/ BE[7] # C/ BE[5] # +5V PAR6 4		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3 V) Parity 64 ???
A64 A65 A66 A67 A68	C/ BE[7] # C/ BE[5] # +5V PAR6 4 AD62		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3 V) Parity 64 ??? Address/Data 62
A64 A65 A66 A67	C/ BE[7] # C/ BE[5] # +5V PAR6 4		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3 V) Parity 64 ???
A64 A65 A66 A67 A68 A69	C/ BE[7] # C/ BE[5] # +5V PAR6 4 AD62 GND		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3 V) Parity 64 ??? Address/Data 62 Ground
A64 A65 A66 A67 A68 A69 A70 A71 A72	C/ BE[7] # C/ BE[5] # +5V PAR6 4 AD62 GND AD60 AD58 GND		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3 V) Parity 64 ??? Address/Data 62 Ground Address/Data 60 Address/Data 58 Ground
A64 A65 A66 A67 A68 A69 A70 A71	C/ BE[7] # C/ BE[5] # +5V PAR6 4 AD62 GND AD60 AD58		-	Command, Byte Enable 7 Command, Byte Enable 5 +V I/O (+5 V or +3.3 V) Parity 64 ??? Address/Data 62 Ground Address/Data 60 Address/Data 58

A75	+5V	+3.3 V	Signal Rail	+V I/O (+5 V or +3.3 V)
A76 A77 A78 A79 A80 A81 A82 A83 A84	AD52 AD50 GND AD48 AD46 GND AD44 AD42 +5V	+3.3	Signal	Address/Data 52 Address/Data 50 Ground Address/Data 48 Address/Data 46 Ground Address/Data 44 Address/Data 42 +V I/O (+5 V or +3.3
A85 A86 A87 A88 A89 A90 A91 A92 A93 A94	AD40 AD38 GND AD36 AD34 GND AD32 RES GND RES	V	Rail	V) Address/Data 40 Address/Data 38 Ground Address/Data 36 Address/Data 34 Ground Address/Data 32 Reserved Ground Reserved
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10	-12V TCK GND TDO +5V +5V INTB INTD PRSN T1 RES			-12 VDC Test Clock Ground Test Data Output +5 VDC +5 VDC Interrupt B Interrupt D Reserved +V I/O (+5 V or +3.3 V)
B11	PRSN T2			♥) ??

B12	GND	(OPE N)	(OPEN)	Ground or Open (Key)
B13	GND	,	(OPEN)	Ground or Open (Key)
B14 B15 B16 B17 B18 B19	RES GND CLK GND REQ +5V	+3.3 V	Signal Rail	Reserved VDC Reset Clock Ground Request +V I/O (+5 V or +3.3 V)
B20 B21 B22 B23 B24 B25 B26	AD31 AD29 GND AD27 AD25 +3.3V C/BE3	-		Address/Data 31 Address/Data 29 Ground Address/Data 27 Address/Data 25 +3.3VDC Command, Byte
B27 B28 B29 B30 B31 B32 B33 B34	AD23 GND AD21 AD19 +3.3V AD17 C/BE2 GND1			Enable 3 Address/Data 23 Ground Address/Data 21 Address/Data 19 +3.3 VDC Address/Data 17 Command, Byte Enable 2 Ground
B35 B36	3 IRDY +3.3V			Initiator Ready +3.3 VDC
B37	06 DEVS			Device Select
B38	EL GND1			Ground
B39	6 LOCK			Lock bus

B40 B41	PERR +3.3V 08			Parity Error +3.3 VDC
B42 B43				System Error +3.3 VDC
B44	C/BE1			Command, Byte Enable 1
B45 B46	AD14 GND1 8			Address/Data 14 Ground
B47 B48 B49	GND2			Address/Data 12 Address/Data 10 Ground
B50	•	GND	(OPEN)	Ground or Open (Key)
B51	•	GND	(OPEN)	Ground or Open (Key)
B52 B53 B54	+3.3V			Address/Data 8 Address/Data 7 +3.3 VDC
B55 B56 B57	AD3 GND2			Address/Data 5 Address/Data 3 Ground
B58 B59	2 AD1 VCC0			Address/Data 1 +5 VDC
B60	8 ACK6 4			Acknowledge 64 bit ???
B61	VCC1 0			+5 VDC
B62	VCC1 2			+5 VDC

B63 B64 B65	RES GND C/ BE[6] #			Reserved Ground Command, Byte Enable 6
B66	# C/ BE[4] #			Command, Byte Enable 4
B67 B68 B69 B70	# GND AD63 AD61 +5V	+3.3 V	Signal Rail	Ground Address/Data 63 Address/Data 61 +V I/O (+5 V or +3.3 V)
B71 B72 B73 B74 B75 B76 B77	AD59 AD57 GND AD55 AD53 GND AD51	J		Address/Data 59 Address/Data 57 Ground Address/Data 55 Address/Data 53 Ground Address/Data 51
B78 B79	AD49 +5V	+3.3 V	Signal Rail	Address/Data 49 +V I/O (+5 V or +3.3 V)
B80 B81 B82 B83 B84 B85 B86 B87 B88	AD47 AD45 GND AD43 AD41 GND AD39 AD37 +5V	+3.3 V	Signal Rail	Address/Data 47 Address/Data 45 Ground Address/Data 43 Address/Data 41 Ground Address/Data 39 Address/Data 37 +V I/O (+5 V or +3.3 V)
B89 B90 B91 B92	AD35 AD33 GND RES			Address/Data 35 Address/Data 33 Ground Reserved

# B93 RESB94 GND

### Reserved

Ground

Notes: Pin 63-94 exists only on 64 bit PCI implementations.

+V I/O is 3.3V on 3.3V boards, 5V on 5V boards, and define signal rails on the Universal board.

Contributor: Joakim Ögren, Phil Toms

Source: ?

This the e-mail address: ptoms@m4.com Choose this address in your e-mail reader.

### PCI (Tech) Connector



# PCI (Technical)

This section is currently based solely on the work by Mark Sokos.

This file is not intended to be a thorough coverage of the PCI standard. It is for informational purposes only, and is intended to give designers and hobbyists an overview of the bus so that they might be able to design their own PCI cards. Thus, I/O operations are explained in the most detail, while memory operations, which will usually not be dealt with by an I/O card, are only briefly explained. Hobbyists are also warned that, due to the higher clock speeds involved, PCI cards are more difficult to design than ISA cards or cards for other slower busses. Many companies are now making PCI prototyping cards, and, for those fortunate enough to have access to FPGA programmers, companies like Xilinx are offering PCI compliant designs which you can use as a starting point for your own projects.

For a copy of the full PCI standard, contact:

PCI Special Interest Group (SIG) PO Box 14070 Portland, OR 97214 1-800-433-5177 1-503-797-4207

# **Signal Descriptions:**

### AD(x)

Address/Data Lines.

### CLK

Clock. 33 MHz maximum.

### C/BE(x)

Command, Byte Enable.

### FRAME

Used to indicate whether the cycle is an address phase or a data phase.

### DEVSEL

Device Select.

### IDSEL

Initialization Device Select

### INT(x)

Interrupt

### IRDY

Initiator Ready

### LOCK

Used to manage resource locks on the PCI bus.

### REQ

Request. Requests a PCI transfer.

### GNT

Grant. indicates that permission to use PCI is granted.

### PAR

Parity. Used for AD0-31 and C/BE0-3.

### PERR

Parity Error.

### RST

Reset.

### SBO

Snoop Backoff.

### SDONE

Snoop Done.

### SERR

System Error. Indicates an address parity error for special cycles or a system error.

### STOP

Asserted by Target. Requests the master to stop the current transfer cycle.

### тск

Test Clock

### TDI

Test Data Input

### TDO

Test Data Output

### TMS

Test Mode Select

### TRDY

Target Ready

### TRST

Test Logic Reset

The PCI bus treats all transfers as a burst operation. Each cycle begins with an address phase followed by one or more data phases. Data phases may repeat indefinitely, but are limited by a timer that defines the maximum amount of time that the PCI device may control the bus. This timer is set by the CPU as part of the configuration space. Each device has its own timer (see the Latency Timer in the configuration space).

The same lines are used for address and data. The command lines are also used for byte enable lines. This is done to reduce the overall number of pins on the PCI connector.


The Command lines (C/BE3 to C/BE0) indicate the type of bus transfer during the address phase.

### C/BE Command Type

- 0000 Interrupt Acknowledge
- 0001 Special Cycle
- 0010 I/O Read
- 0011 I/O Write
- 0100 reserved
- 0101 reserved
- 0110 Memory Read
- 0111 Memory Write
- 1000 reserved
- 1001 reserved
- 1010 Configuration Read
- 1011 Configuration Write
- 1100 Multiple Memory Read
- 1101 Dual Address Cycle
- 1110 Memory-Read Line
- 1111 Memory Write and Invalidate

The three basic types of transfers are I/O, Memory, and Configuration.

### **PCI timing diagrams:**



		Address	S	Data	al	Data	2 Data3
C/BE	<					_	_>
		Comman	d Byte	Enable	Signals		Wait
IRDY							
			Wait	_	Wait	_	
TRDY			_		I	Ι	
DEVSEL			-				

PCI transfer cycle, with wait states. Data is transferred on the rising edge of CLK at points labelled A, B, and C.

### **Bus Cycles:**

### Interrupt Acknowledge (0000)

The interrupt controller automatically recognizes and reacts to the INTA (interrupt acknowledge) command. In the data phase, it transfers the interrupt vector to the AD lines.

### Special Cycle (0001)

Description
Processor
Shutdown
Processor Halt
x86 Specific
Code
Reserved

### I/O Read (0010) and I/O Write (0011)

Input/Output device read or write operation. The AD lines contain a byte address (AD0 and AD1 must be decoded). PCI I/O ports may be 8 or 16 bits. PCI allows 32 bits of address space. On IBM compatible machines, the Intel CPU is limited to 16 bits of I/O space, which is further limited by some ISA cards that may also be installed in the machine (many ISA cards only decode the lower 10 bits of address space, and thus mirror themselves throughout the 16 bit I/O space). This limit assumes that the machine supports ISA or EISA slots in addition to PCI slots.

The PCI configuration space may also be accessed through I/O ports 0x0CF8 (Address) and 0x0CFC (Data). The address port must be written first.

### Memory Read (0110) and Memory Write (0111)

A read or write to the system memory space. The AD lines contain a doubleword address. AD0 and AD1 do not need to be decoded. The Byte Enable lines (C/BE) indicate which bytes are valid.

### Configuration Read (1010) and Configuration Write (1011)

A read or write to the PCI device configuration space, which is 256 bytes in length. It is accessed in doubleword units. AD0 and AD1 contain 0, AD2-7 contain the doubleword address, AD8-10 are used for selecting the addressed unit a the malfunction unit, and the remaining AD lines are not used.

Address	Bit 32	16	15	0
00 04 08 0C 10-24	Unit ID Status Class Code BIST   Head Base Ad		Manufactu Command   Latency   s Register	Revision CLS
28	Reserved			
2C 30	Reserved Expansion R(	OM Bas	se Address	
34	Reserved			
38	Reserved			
3C	MaxLat   MnGN	Г	INT-pin	INT-line
40-FF	available fo	or PC	I unit	

### Multiple Memory Read (1100)

This is an extension of the memory read bus cycle. It is used to read large blocks of memory without caching, which is beneficial for long sequential memory accesses.

### Dual Address Cycle (1101)

Two address cycles are necessary when a 64 bit address is used, but only a 32 bit physical address exists. The least significant portion of the address is placed on the AD lines first, followed by the most significant 32 bits. The second address cycle also

contains the command for the type of transfer (I/O, Memory, etc). The PCI bus supports a 64 bit I/O address space, although this is not available on Intel based PCs due to limitations of the CPU.

### Memory-Read Line (1110)

This cycle is used to read in more than two 32 bit data blocks, typically up to the end of a cache line. It is more efficient than normal memory read bursts for a long series of sequential memory accesses.

### Memory Write and Invalidate (1111)

This indicates that a minimum of one cache line is to be transferred. This allows main memory to be updated, saving a cache write-back cycle.

### **Bus Arbitration:**

This section is under construction.

### PCI BIOS:


This section is under construction.

Contributor: Joakim Ögren, Mark Sokos

Sources: <u>Mark Sokos PCI page</u> Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/pci.txt Open this address in your WWW browser.


### **VESA LocalBus (VLB) Connector**



# VESA LocalBus (VLB)

VLB=VESA Local Bus.

VESA=Video Electronics Standards Association.



	A1	A45 A48 A58	
€			
	B1	B45 B48 B58	(At the computer)

58 PIN EDGE CONNECTOR MALE at the card.

58 PIN EDGE CONNECTOR FEMALE at the computer.

#### Pin **Description** Name

- A1 Data 1 D1
- Data 3 A2 D3
- A3 GND Ground
- Data 5 A4 D5
- A5 D7 Data 7
- A6 D9 Data 9
- A7 Data 11 D11

A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36	D13 D15 GND D17 Vcc D19 D21 D23 D25 GND D27 D29 D31 A30 A28 A26 GND A24 A22 VCC A20 A18 A16 A14 A12 A10 A8 GND A6	Data 13 Data 15 Ground Data 17 +5 VDC Data 19 Data 21 Data 23 Data 25 Ground Data 27 Data 2 Data 31 Address 30 Address 28 Address 10 Address 10 Address 8 Ground Address 8 Ground Address 8
A36	A6	Address 6
A37	A4	Address 4
A38	WBAC K#	Write Back
A39 A40 A41 A42 A43	BE0# VCC BE1# BE2# GND	Byte Enable 0 +5 VDC Byte Enable 1 Byte Enable 2 Ground

A44 A45	BE3# ADS#	Byte Enable 3 Address Strobe
A52 A53 A54 A55 A56	LDEV LREQ GND LGNT VCC ID2 ID3 ID4 LKEN#	Ground Local Grant +5 VDC Identification 2 Identification 3
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21	D0 D2 D4 D6 D8 GND D10 D12 VCC D14 D16 D18 D20 GND D22 D24 D26 D28 D30 VCC A31	Data 0 Data 2 Data 4 Data 6 Data 8 Ground Data 10 Data 12 +5 VDC Data 14 Data 16 Data 16 Data 18 Data 20 Ground Data 22 Data 24 Data 24 Data 26 Data 28 Data 30 +5 VDC Address 31


B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 B33 B34 B35 B34 B35 B36 B37 B38 B39 B40 B41 B42	GND A29 A27 A25 A23 A21 A19 GND A17 A15 VCC A13 A11 A9 A7 A5 GND A3 A2 n/c RESET #	Ground Address 29 Address 27 Address 25 Address 23 Address 23 Address 21 Address 19 Ground Address 17 Address 15 +5 VDC Address 13 Address 13 Address 11 Address 9 Address 7 Address 5 Ground Address 3 Address 2 Not connected Reset
B43 B44	DC# M/IO#	Data/Command Memory/IO
B45	W/R#	Write/Read
B48	RDYRT N#	Ready Return
B49	GND	Ground
B50	IRQ9	Interrupt 9
B51	BRDY#	5
B52	BLAST #	Burst Last
B53	ID0	Identification 0
B54	ID1	Identification 1
B55	GND	Ground
B56	LCLK	Local Clock

#### B57 VCC +5 VDC B58 LBS16 Local Bus Size 16 #

Contributor: Joakim Ögren

Source: <u>comp.sys.ibm.pc.hardware.\* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

### VESA LocalBus (VLB) (Tech) Connector



# VESA LocalBus (VLB) (Technical)

This section is currently based solely on the work by Mark Sokos.

This file is intended to provide a basic functional overview of the Vesa Local Bus, so that hobbyists and amateurs can design their own VLB compatible cards.

It is not intended to provide complete coverage of the VLB standard.

VLB Connectors are usually inline with ISA connectors, so that adapter cards may use both. However, the VLB is separate, and does not need to connect to the ISA portion of the bus.

The 64 bit expansion of the bus (optional) does not add additional pins or connectors. Instead, it multiplexes the existing pins. The 32 bit VLB bus does not use the 64 bit signals shown in the above pinouts.

## **Signal Descriptions**

#### A2-A31

Address Bus

#### ADS

Address Strobe

#### BE0-BE3

Byte Enable. Indicates that the 8 data lines corresponding to each signal will deliver valid data.

#### BLAST

Burst Last. Indicates a VLB Burst Cycle, which will complete with \*BRDY. The VLB Burst cycle consists of an address phase followed by four data phases.

#### BRDY

Burst Ready. Indicates the end of the current burst transfer.

#### D0-D31

Data Bus. Valid bytes are indicated by \*BE(x) signals.

D/C

Data/Command. Used with M/IO and W/R to indicate the type of cycle.

M/IC	) D C		V/ R		
0	0	0	)	NTA seque	nce
0	0	1		lalt/Special	
			(•	486)	
0	1	0	) [/	O Read	
0	1	1		O Write	
1	0	C		nstruction	
4	0	4		etch	
1	0	1		lalt/Shutdo	WN
1	1	0	•	386) /Iemory Re	he
1	1	1		lemory Wr	
, ID0-	•	-			
			Ciana	-1-	
			Signa <b>CP</b>		Durat
ID0	ID 1	ID 4	U	Bus Width	Burst
0	0	<b>4</b> 0	(re	witti	
U	U	U	s)		
0	0	1	(re		
-	-		s)		
0	1	0	<b>4</b> 8	16/32	Burst
			6		Possible
0	1	1	48	16/32	Read Burst
	_	_	6		
1	0	0	38	16/32	None
4	0	4	6	40/00	Neze
1	0	1	38	16/32	None
1	1	0	6 (re		
I	I	U	s)		
1	1	1	48	16/32/64	Read/Write
			6	<b>-</b> • •	Burst

ID2 Indicates wait:	0 = 1 wait cycle (min) 1 = no wait
ID3 Indicates bus	0 = greater than 33.3
speed:	MHz
	1 = less than 33.3 MHz

#### IRQ9

Interrupt Request. Connected to IRQ9 on ISA bus. This allows standalone VLB adapters (not connected to ISA portion of the bus) to have one IRQ.

#### LEADS

Local Enable Address Strobe. Set low by VLB master (not CPU). Also used for cache invalidation signal.

#### LBS16

Local Bus Size 16. Used by slave device to indicate that it has a transfer width of only 16 bits.

#### LCLK

Local Clock. Runs at the same frequency as the cpu, up to 50 MHz. 66 MHz is allowed for on-board devices.

#### LDEV

Local Device: When appropriate address and M/IO signals are present on the bus, the VLB device must pull this line low to indicate that it is a VLB device. The VLB controller will then use the VLB bus for the transfer.

#### LRDY

Local Ready. Indicates that the VLB device has completed the cycle. This signal is only used for single cycle transfers. \*BRDY is used for burst transfers.

#### LGNT

Local Grant. Indicates that an \*LREQ signal has been granted, and control is being transferred to the new VLB master.

#### LREQ

Local Request. Used by VLB Master to gain control of the bus.

#### M/IO

Memory/IO. See D/C for signal description.

#### RDYRTN

Ready Return. Indicates VLB cycle has been completed. May precede LRDY by one cycle.

#### RESET

Reset. Resets all VLB devices.

#### WBACK

Write Back.

## 64-bit Expansion Signals

#### ACK64

Acknowledge 64 bit transfer. Indicates that the device can perform the requested 64 bit transfer cycle.

#### BE4-BE7

Byte Enable. Indicates which bytes are valid (similar to BE0-BE3).

#### D32-D63

Upper 32 bits of data bus. Multiplexed with address bus.


#### LBS64

Local Bus Size 64 bits. Used by VLB Master to indicate that it desires a 64 bit transfer.

#### W/R

Write/Read. See D/C for signal description.


## 64 Bit Data Transfer Timing Diagram:



*LBS64	I		
*ACK64	I		
D0-D31		<	· 
LRDY		_ 	 
Contributor: <u>Jo</u>	<u>akim Ögren</u> , <u>Mark Sokos</u>		
	<u>Sokos VLB page</u> Indispensible PC Hardware Book"	by Hans-Peter Messmer,	ISBN 0-201-8769-3

This is the URL for the WWW page: http://www.gl.umbc.edu/~msokos1/vlb.txt Open this address in your WWW browser.

#### **CompactPCI Connector**



## CompactPCI

PCI=Peripheral Component Interconnect. CompactPCI is a version of PCI adapted for industrial and/or embedded applications.





(At the device (card))

7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the backplane. 7x47 PIN (IEC917 and IEC1076-4-101) CONNECTOR at the device (card).

Pin	Name	Description
Z1	GND	Ground
Z2	GND	Ground
Z3	GND	Ground
Z4	GND	Ground
Z5	GND	Ground
Z6	GND	Ground
Z7	GND	Ground
Z8	GND	Ground
Z9	GND	Ground
Z10	GND	Ground
Z11	GND	Ground
Z12	KEY	Keyed (no pin)
Z13	KEY	Keyed (no pin)
Z14	KEY	Keyed (no pin)
Z15	GND	Ground
Z16	GND	Ground
Z17	GND	Ground
Z18	GND	Ground

- A4 BRSV Bused Reserved (don't use)
- A5 BRSV Bused Reserved (don't use)
- A6 REQ# Request PCI transfer
- A7 AD(30) Address/Data 30

A8 A9	AD(26) C/ BE(3)#	Address/Data 26 Command: Byte Enable
A10	. ,	Address/Data 21
A11	AD(18)	Address/Data 18
A12	KEY	Keyed (no pin)
A13	KEY	Keyed (no pin)
A14	KEY	Keyed (no pin)
A15	3.3V	+3.3 VDC
A16	DEVSE L#	Device Select
A17	3.3V	+3.3 VDC
A18	SERR#	System Error
A19		
A20	. ,	Address/Data 12
A21	3.3V	+3.3 VDC
A22	AD(7)	,
A23		+3.3 VDC
A24	AD(1)	
A25	5V	+5 VDC
A26		
A27	_	
A28		
A29	V(I/O)	+3.3 VDC or +5 VDC
A30	C/ BE(5)#	Command: Byte Enable
A31	AD(63)	Address/Data 63
A32	AD(59)	Address/Data 59
A33	AD(56)	Address/Data 56
A34	AD(52)	Address/Data 52
A35	AD(49)	Address/Data 49
A36	AD(45)	Address/Data 45
A37	• •	Address/Data 42
A38	AD(38)	
A39	· · ·	Address/Data 35
A40	BRSV	
A41	BRSV	Bused Reserved (don't use)

A42 A43 A44 A45 A46 A47	BRSV USR USR USR USR USR	Bused Reserved (don't use) User Defined User Defined User Defined User Defined User Defined
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15	-12V 5V INTB# GND BRSV GND AD(29) GND IDSEL GND AD(17) KEY KEY KEY FRAM E#	Ground Initialization Device Select Ground
B16 B17	GND SDON E	Ground Snoop Done
B18 B19 B20 B21 B22 B23 B24 B25	GND AD(15) GND AD(9) GND	Ground
B26 B27	<sup>#</sup> GND CLK3	Ground Clock ?? MHz

B28 B29 B30 B31 B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47	GND AD(62) GND AD(55) GND AD(48) GND AD(41) GND AD(34) GND BRSV GND USR USR USR	Address/Data 62 Ground Address/Data 55 Ground Address/Data 48 Ground Address/Data 41 Ground Address/Data 34 Ground Bused Reserved (don't use) Ground User Defined User Defined
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16	TMS INTC# V(I/O) RST 3.3V AD(28) V(I/O) AD(23) 3.3V AD(16) KEY KEY KEY IRDY#	+3.3 VDC or +5 VDC Reset +3.3 VDC Address/Data 28 +3.3 VDC or +5 VDC Address/Data 23 +3.3 VDC Address/Data 16 Keyed (no pin) Keyed (no pin) Keyed (no pin)

C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27	V(I/O) AD(8) 3.3V AD(3) V(I/O) BRSV REQ1#	Snoop Backoff +3.3 VDC Address/Data 14 +3.3 VDC or +5 VDC Address/Data 8) +3.3 VDC Address/Data 3) +3.3 VDC or +5 VDC Bused Reserved (don't use) Request PCI transfer
C28	# GNT3#	Grant
C29	C/	Command: Byte Enable
	BE(7)	-
C30	· · ·	+3.3 VDC or +5 VDC
C31	· · ·	Address/Data 61
C32	· · ·	+3.3 VDC or +5 VDC
C33	· · ·	Address/Data 54
C34	· · ·	+3.3 VDC or +5 VDC
C35	· · ·	Address/Data 47
C36	· · ·	+3.3 VDC or +5 VDC
C37	· · ·	Address/Data 40
C38	· · ·	+3.3 VDC or +5 VDC
C39	· · ·	Address/Data 33
C40	FAL#	Power Supply Status FAL (CompactPCI specific)
C41	DEG#	Power Supply Status DEG (CompactPCI
041	DLO#	specific)
C42	PRST#	
C43	USR	User Defined
C44	USR	User Defined
C45	USR	User Defined
C46	USR	User Defined
C47	USR	User Defined
D1	+12V	+12 VDC

D2 D3	TDO 5V	Test Data Output +5 VDC
D4 D5 D6	INTP GND CLK	Ground
D7	GND	Ground
D8	AD(25)	Address/Data 25
D9	GND	Ground
D10	AD(20)	Address/Data 20
D11	GND	Ground
D12	KEY	Keyed (no pin)
D13		Keyed (no pin)
D14		Keyed (no pin)
D15		Ground
D16	_	1 5
D17		Ground
D18		Parity for AD0-31 & C/BE0-3
D19 D20	GND AD(11)	
D20	· · ·	Address/Data TT
D21	AD(6)	Address/Data 6)
D23	. ,	+5 VDC
D24		Address/Data 0)
D25	. ,	+3.3 VDC
D26	GNT1#	
D27	GNT2#	Grant
D28	REQ4#	Request PCI transfer
D29		Ground
D30	C/	Command: Byte Enable
D31	BE(4)# GND	Ground
D31	_	Address/Data 58
D33	. ,	Ground
D34		Address/Data 51
	GND	
D36		Address/Data 44
D37	. ,	Ground

D38 D39 D40 D41 D42 D43 D43 D44 D45 D46 D47	AD(37) GND REQ5# GND REQ6# USR USR USR USR USR	Address/Data 37 Ground Request PCI transfer Ground Request PCI transfer User Defined User Defined User Defined User Defined User Defined
E1	5V	+5 VDC
E2		Test Data Input
E3 E4	INTD# INTS	Interrupt D
E5	GNT#	Grant
E6	AD(31)	
E7	AD(27)	
E8	AD(24)	Address/Data 24
E9	AD(22)	
E10	AD(19)	Address/Data 19
E11	C/	Command: Byte Enable
<b>F</b> 10	BE(2)#	Kourd (no nin)
E12	KEY	Keyed (no pin)
E13 E14	KEY KEY	Keyed (no pin) Keyed (no pin)
E15	TRDY#	
E16	LOCK#	
E17	PERR#	Parity Error
E18	C/	Command: Byte Enable
	BE(1)#	-
E19	AD(13)	Address/Data 13
E20	AD(10)	Address/Data 10
E21	C/	Command: Byte Enable
<b>E</b> 22	BE(0)#	Address (Data 5)
E22 E23	AD(5) AD(2)	Address/Data 5) Address/Data 2)

E24	ACK64 #	
E25 E26 E27 E28 E29	" 5V REQ2# REQ3# GNT4# C/ BE(6)#	•
E30 E31 E32 E33 E34 E35 E36 E37 E38 E39 E40 E41 E42 E43 E44 E45	PAR64 AD(60) AD(57) AD(53) AD(50) AD(50) AD(40) AD(43) AD(32) AD(36) AD(32) GNT5# BRSV GNT6# USR	Address/Data 50 Address/Data 46 Address/Data 43 Address/Data 39 Address/Data 36 Address/Data 32 Grant Bused Reserved (don't use)
E46 E47	USR USR	User Defined User Defined
F1 F2 F3 F4 F5 F6 F7 F8 F9 F10	GND GND GND GND GND GND GND GND GND	Ground Ground Ground Ground Ground Ground Ground Ground Ground

#### Contributor: Joakim Ögren

Sources: <u>CompactPCI specifications v1.0</u> at <u>CompactPCI's homepage</u> Sources: <u>Mark Sokos PCI page</u> Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

This is the URL for the WWW page: http://www.compactpci.com/cspec.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.compactpci.com/ Open this address in your WWW browser.

#### **CompactPCI (Tech) Connector**



## **CompactPCI (Technical)**

This section does not currently contain so much in depth information as I would like.

Since CompactPCI is based on PCI you should first refer to the PCI standard. This only explains the extensions CompactPCI specifies.

For a copy of the full CompactPCI standard, contact:

PCI Industrial Computer Manufacturers Group (PICMG) c/o Roger Communications 301 Edgewater place Suite 220 Wakewater MA01880 Phone: 1-617-224-1100 Fax: 1-617-224-1239

### **Overview:**

A CompactPCI system is composed of up to eight CompactPCI card locations:

- One System Slot
- Up to seven Peripheral Slots

The connector has 7 columns with 47 rows. They are divided into groups:

- Row 1-25: 32-bit PCI
- Row 26-47: Additional pins for 64-bit PCI (System Slot boards must use it).
- Row 26-28 and 40-42: Primarily implemented on System Slot boards.

The following signals must be terminated:

- AD0-31
- C/BE0#-C/BE3#
- PAR
- FRAME#
- IRDY#
- TRDY#
- STOP#
- LOCK#
- IDSEL
- DEVSEL#

- PERR#
- SERR#
- RST#

The following signals must be terminated if used:

- INTA#
- INTB#
- INTC#
- INTD#
- SB0#
- SDOBE
- AD32-AD63
- C/BE4#-C/BE7#
- REQ64#
- ACK64#
- PAR64#

The following signals do no require a stub termination:

- CLK
- REQ#
- GNT#
- TDI#
- TDO
- TCK
- TMS
- TRST#

The System Slot board must pullup the following signals (even if not used):

- REQ64#
- ACK64#

### **Connector:**

1	G ND	5V	-12V	TRST #	12V	5V	G N
2	G ND	ТСК	5V	TMS	DO	TDI	D G N
3	G ND	INTA#	INTB#	INTC#	5V	INTD#	D G N D
4	G ND	BRSV	GND	V(I/O)	INTP	INTS	G N D
5	G	BRSV	BRSV	RST	GND	GNT#	G

	ND						N
6	G ND	REQ#	GND	3.3V	CLK	AD(31 )	D G N
7	G ND	AD(30)	AD(29 )	AD(28 )	GND	AD(27 )	D G N D
8	G ND	AD(26)	GND	V(I/O)	AD(25 )	AD(24 )	G N D
9	G ND	C/ BE(3)#	IDSEL	AD(23 )	GND	AD(22 )	G N D
10	G ND	AD(21)	GND	3.3V	AD(20 )	AD(19 )	G N D
11	G ND	AD(18)	AS(17 )	AD(16 )	GND	C/ BE(2) #	G N D
12	KE Y	KEY	KEY	KEY	KEY	KEY	KE Y
13	-	KEY	KEY	KEY	KEY	KEY	KE Y
14	ΚE	KEY	KEY	KEY	KEY	KEY	KE
15	Y G ND	3.3V	FRAM E#	IRDY#	GND	TRDY #	Y G N D
16	G ND	DEVSE L#	GND	V(I/O)	STOP #	LOCK #	G N D
17	G ND	3.3V	SDON E	SBO#	GND	PERR #	G N D
18	G ND	SERR#	GND	3.3V	PAR	C/ BE(1)	G N

19	G ND	3.3V	AD(15 )	AD(14 )	GND	# AD(13 )	D G N D
20	G ND	AD(12)	GND	V(I/O)	AD(11)	AD(10 )	G N D
21	G ND	3.3V	AD(9)	AD(8)	M66E N	C/ BE(0) #	G N D
22	G ND	AD(7)	GND	3.3V	AD(6)	AD(5)	G N D
23	G ND	3.3V	AD(4)	AD(3)	5V	AD(2)	G N D
24	G ND	AD(1)	5V	V(I/O)	AD(0)	ACK6 4#	G N D
25	G ND	5V	REQ6 4#	BRSV	3.3V	5V	G N D
26	G ND	CLK1	GND	REQ1 #	GNT1 #	REQ2 #	G N D
27	G ND	CLK2	CLK3	SYSE N#	GNT2 #	REQ3 #	G N D
28	G ND	CLK4	GND	GNT3 #	REQ4 #	GNT4 #	G N D
29	G ND	V(I/O)	BRSV	C/ BE(7)		C/ BE(6) #	G N D
30	-				C/		

31	G ND	AD(63)	AD(62 )	AD(61 )	GND	AD(60 )	G N D
32	G ND	AD(59)	GND	V(I/O)	AD(58 )	AD(57 )	G N D
33	G ND	AD(56)	AD(55 )	AD(54 )	GND	AD(53 )	G N D
34	G ND	AD(52)	GND	V(I/O)	AD(51 )	AD(50 )	G N D
35	G ND	AD(49)	AD(48 )	AD(47 )	GND	AD(46 )	G N D
36	G ND	AD(45)	GND	V(I/O)	AD(44 )	AD(43 )	G N D
37	G ND	AD(42)	AD(41 )	AD(40 )	GND	AD(39 )	G N
38	G ND	AD(38)	GND	V(I/O)	AD(37 )	AD(36 )	D G N
39	G ND	AD(35)	AD(34 )			AD(32 )	D G N
40	G ND	BRSV	GND	FAL#	REQ5 #	GNT5 #	D G N D
41	G ND	BRSV	BRSV	DEG#	GND	BRSV	G N
42	G ND	BRSV	GND	PRST #	REQ6 #	GNT6 #	Ν
43	G	USR	USR	USR	USR	USR	D G

	Z	Α	В	С	D	Е	F
47	G ND	USR	USR	USR	USR	USR	D G N D
46	G ND	USR	USR	USR	USR	USR	G N
45	G ND	USR	USR	USR	USR	USR	D G N D
44		USR	USR	USR	USR	USR	D G N
	ND						Ν

## Signal Descriptions:

#### PRST

Push Button Reset.

#### DEG

Power Supply Status DEG

#### FAL

Power Supply Status FAL

#### SYSEN

System Slot Identification


Contributor: Joakim Ögren, Mark Sokos

Sources: <u>CompactPCI specifications v1.0</u> at <u>CompactPCI's homepage</u> Sources: <u>Mark Sokos PCI page</u> Sources: "Inside the PCI Local Bus" by Guy W. Kendall, Byte, February 1994 v 19 p. 177-180 Sources: "The Indispensible PC Hardware Book" by Hans-Peter Messmer, ISBN 0-201-8769-3

Info: CompactPCI - An Open Industrial Computer Standard article by Joseph S. Pavlat

This is the URL for the WWW page: http://www.eetoolbox.com/vtc/pavj1/pavjp.htm Open this address in your WWW browser. This the e-mail address: jpavlat@prolog.com Choose this address in your e-mail reader.

#### IndustrialPCI Connector



# IndustrialPCI (IPCI)

PCI=Peripheral Component Interconnect. IndustrialPCI is a version of PCI adapted for industrial and/or embedded applications.

The IPCI connector has three parts:

- Optional 60 pin PCI 64 bit extension (Top)
- Mandatory 120 pin PCI 32 bit (Middle)
- Optional 60 pin Custom I/O (Bottom)



(At the backplane)



(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

## System Slot (Middle)

Pin	Name	Description	Not e
A1	+3,3V	+3.3 VDC	•
A2	AD2	Address 2	
A3	AD6	Address 6	
A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
A7	GND	Ground	
A8	SDONE	Snoop Done	1
A9	GND	Ground	
A10	FRAME#	Indicate Address or Data phase	1

A12 A13 A14 A15 A16 A17 A18 A19 A20	AD18 GND +5V AD24 AD27 GND REQ2 GND CLK1 CLK2	Address 18 Ground +5 VDC Address 24 Address 27 Ground Request 2 Ground 33 or 66 MHz Clock	1
	GND CLK3	Ground	
	CLK4		
A24	+3,3V	+3.3 VDC	
	REQ64#	Request 64 ???	1
	AD3	Address 3	
	+5V	+5 VDC	
	AD8	Address 8	
	+3,3V AD14	+3.3 VDC Address 14	
	PAR	Parity	
	+3,3V	+3.3 VDC	
B9		Stop	1
	C/BE2#	Command, Byte Enable 2	
B11	V(I/O)	+3.3 or +5 VDC	
B12	AD21	Address 21	
	+3,3V	+3.3 VDC	
	V(I/O)	+3.3 or +5 VDC	
	AD28	Address 28	
	AD31	Address 31	
	+3,3V	+3.3 VDC	
	GNT3 RST#	Grant 3 Reset	
	NMI#	Non Maskable Interrupt	
B21		Reserved (6)	
	+5V	+5 VDC	:
B23	RSTIN#		2

B24	USB+	Universal Serial Bus (USB) (+)	
C1	ACK64#	Acknowledge 64 ???	1
C2	GND	Ground	
C3	AD7	Address 7	
C4	AD9	Address 9	
C5	AD11	Address 11	
C6	GND	Ground	
	SERR#	System Error	1
	PERR#	Parity Error	1
	DEVSEL#	Device Select	1
	GND	Ground	
	AD19	Address 19	
	AD22	Address 22	
	GND	Ground	
	AD25	Address 25	
	GND	Ground	
C16		Reserved (1)	
	GNT2	Grant 2	4
	REQ4	Request 4	1
C19	SLEEP#/ SDAT	Sleep/Serial Data (I2C)	3
C20	X4	Reserved (4)	
C21	INTD#	Interrupt D	1
C22	INTB#	Interrupt B	1
C23	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB)	
		(-)	
D1	AD0	Address 0	
D2		Address 4	
	C/BE0#	Command, Byte Enable 0	
	+3,3V	+3.3 VDC	
	AD12	Address 12	
	AD15	Address 15	
	V(I/O)	+3.3 or +5 VDC	
D8		Resource Lock	1
D8	TRDY#	Test Logic Ready	1

D10 AD16 D11 AD20 D12 +5V D13 +5V D14 AD26 D15 AD29 D16 REQ1 D17 REQ3 D18 V(I/O)	Address 16 Address 20 +5 VDC +5 VDC Address 26 Address 29 Request 1 Request 3 +3.3 or +5 VDC	1 1
D19 X2 D20 X5 D21 +3,3V	Reserved (2) Reserved (5) +3.3 VDC	
D21 +3,3V D22 INTA# D23 ICPEN#/	Interrupt A	1 3
SCLK D24 OSC (PWDN)		
E1 AD1 E2 AD5 E3 GND E4 M66EN E5 GND	Address 1 Address 5 Ground Enable 66Mhz PCI-bus Ground	
E6 C/BE1# E7 SBO# E8 +5V	Command, Byte Enable 1 Snoop Backoff +5 VDC	1
E8 +5V E9 IRDY# E10 AD17 E11 GND E12 AD23 E13 C/BE3#	Initiator Ready Address 17 Ground Address 23 Command, Byte Enable 3	1
E14 GND E15 AD30 E16 GNT1 E17 +5V E18 GNT4 E19 X3 E20 GND	Ground Address 30 Grant 1 +5 VDC Grant 4 Reserved (3) Ground	

#### E21 INTC# Interrupt C

E22 -12V -12 VDC

E23 +12V +12 VDC

E24 VBATT

1 = Pullup resistor of 2,7 kOhm on the System Slot (CPU).

2 = Pullup resistor of 330 ohm on the System Slot (CPU).

3 = Pullup resistor of 4,7 KB ohm, if not supported by the System Slot (CPU).

### Module Bus Slot (Middle)

Pin Name	Description	Not e
A1 +3,3V	+3.3 VDC	
A2 AD2	Address 2	
A3 AD6	Address 6	
A4 GND	Ground	
A5 AD10	Address 10	
A6 AD13	Address 13	
A7 GND	Ground	
A8 SDONE	Snoop Done	1
A9 GND	Ground	
A10 FRAME#	Indicate Address or Data	1
	phase	
A11 AD18	Address 18	
A12 GND	Ground	
A13 +5V	+5 VDC	
A14 AD24	Address 24	
A15 AD27	Address 27	
A16 GND	Ground	
A17 REQ2	Request 2	1
A18 CLKM		
A19 CLK1	33 or 66 MHz Clock	
A20 CLK2		
A21 GND	Ground	
A22 CLK3		
A23 CLK4		
A24 +3,3V	+3.3 VDC	4
B1 REQ64#	Request 64 ???	1
B2 AD3	Address 3	

1

B3       +5         B4       AD         B5       +3         B6       AD         B7       PA         B8       +3         B9       ST         B10       C/I         B11       V(I         B12       AD         B13       +3         B14       V(I         B15       AD         B16       AD         B17       +3         B18       GN         B10       DI	)8 ,3V )14 ,R ,3V OP# 3E2# /O) )21 ,3V /O) )28 )31 ,3V JT3	+5 VDC Address 8 +3.3 VDC Address 14 Parity +3.3 VDC Stop Command, Byte Enable 2 +3.3 or +5 VDC Address 21 +3.3 or +5 VDC Address 28 Address 31 +3.3 VDC Grant 3 Peopt	1
<ul> <li>B19 RS</li> <li>B20 NN</li> <li>B21 X6</li> <li>B22 +5</li> <li>B23 RS</li> <li>B24 US</li> </ul>	/II# V STIN#	Reset Non Maskable Interrupt Reserved (6) +5 VDC Universal Serial Bus (USB)	:
C1 AC C2 GN C3 AE C4 AE	CK64# ND 07	(+) Acknowledge 64 ??? Ground Address 7 Address 9	1
C5 AD C6 GN C7 SE C8 PE C9 DE C10 GN C11 AD C12 AD C13 GN C14 AD	ND RR# VSEL# ND 019 022 ND	Address 11 Ground System Error Parity Error Device Select Ground Address 19 Address 22 Ground Address 25	1 1 1

C15 C16	GND X1	Ground Reserved (1)	
	GNT2	Grant 2	
	REQ4	Request 4	1
	SLEEP#/	Sleep/Serial Data (I2C)	•
010	SDAT		
C20	X4	Reserved (4)	
C21	INTD#	Interrupt D	1
C22	INTB#	Interrupt B	1
C23	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB)	
		(-)	
D1	AD0	Address 0	
D2	AD4	Address 4	
D3	C/BE0#	Command, Byte Enable 0	
	+3,3V	+3.3 VDC	
	AD12	Address 12	
	AD15	Address 15	
	V(I/O)	+3.3 or +5 VDC	
D8	LOCK#	Resource Lock	1
D9	TRDY#	Test Logic Ready	1
D10	AD16	Address 16	
D11	AD20	Address 20	
D12	+5V	+5 VDC	
	+5V	+5 VDC	
	AD26	Address 26	
	AD29	Address 29	
	REQ1	Request 1	1
	REQ3	Request 3	1
	V(I/O)	+3.3 or +5 VDC	
D19		Reserved (2)	
D20		Reserved (5)	
	+3,3V	+3.3 VDC	
	INTA#	Interrupt A	1
D23	ICPEN#/	ICPEN/Serial Clock (I2C)	3
	SCLK		
D24	OSC		

	(PWDN)		
E1	· ,	Address 1	
E2	AD5	Address 5	
E3	GND	Ground	
E4	M66EN	Enable 66Mhz PCI-bus	
E5	GND	Ground	
E6	C/BE1#	Command, Byte Enable 1	
E7	SBO#	Snoop Backoff	1
E8	+5V	+5 VDC	
E9	IRDY#	Initiator Ready	1
E10	AD17	Address 17	
E11	GND	Ground	
E12	AD23	Address 23	
E13	C/BE3#	Command, Byte Enable 3	
E14	GND	Ground	
E15	AD30	Address 30	
E16	GNT1	Grant 1	
E17	+5V	+5 VDC	
E18	GNT4	Grant 4	
E19	X3	Reserved (3)	
E20	GND	Ground	
E21	INTC#	Interrupt C	1
E22	-12V	-12 VDC	
E23	+12V	+12 VDC	
E24	VBATT		

1 = Pullup resistor of 2,7 kOhm on the System Slot (CPU).

## Card Slot (Middle)

Pin	Name	Description	Not e
A1	+3,3V	+3.3 VDC	
A2	AD2	Address 2	
A3	AD6	Address 6	
A4	GND	Ground	
A5	AD10	Address 10	
A6	AD13	Address 13	
A7	GND	Ground	

A8 SDONE A9 GND	Snoop Done Ground	1
A10 FRAME#	Indicate Address or Data	1
	phase	
A11 AD18	Address 18	
A12 GND	Ground	
A13 +5V	+5 VDC	
A14 AD24 A15 AD27	Address 24 Address 27	
A16 GND	Ground	
A17 IDSEL0	IDSEL0	1
A18 GND	Ground	•
A19 CLK1	33 or 66 MHz Clock	
A20 GND	Ground	
A21 GND	Ground	
A22 GND	Ground	
A23 GND	Ground	
A24 +3,3V	+3.3 VDC	
B1 REQ64#	Request 64 ???	1
B2 AD3	Address 3	
B3 +5V	+5 VDC	
B4 AD8	Address 8	
B5 +3,3V	+3.3 VDC	
B6 AD14 B7 PAR	Address 14 Parity	
B8 +3,3V	+3.3 VDC	
B9 STOP#	Stop	1
B10 C/BE2#	Command, Byte Enable 2	•
B11 V(I/O)	+3.3 or +5 VDC	
B12 AD21	Address 21	
B13 +3,3V	+3.3 VDC	
B14 V(I/O)	+3.3 or +5 VDC	
B15 AD28	Address 28	
B16 AD31	Address 31	
B17 +3,3V	+3.3 VDC	
B18 GND	Ground	
B19 RST#	Reset	

B21 B22	NMI# X6 +5V RSTIN#	Non Maskable Interrupt Reserved (6) +5 VDC	:
B24	USB+	Universal Serial Bus (USB) (+)	
	ACK64#	Acknowledge 64 ???	1
	GND	Ground	
	AD7	Address 7	
	AD9	Address 9	
	AD11	Address 11	
	GND	Ground	
	SERR#	System Error	1
	PERR#	Parity Error	1
	DEVSEL#	Device Select	1
	GND	Ground	
-	AD19	Address 19	
	AD22	Address 22	
	GND	Ground	
	AD25	Address 25	
	GND	Ground	
C16		Reserved (1)	
	IDSEL1	Initialization Device Select 1	
		Ground	
019	SLEEP#/ SDAT	Sleep/Serial Data (I2C)	
C20	X4	Reserved (4)	
C21	INTD#	Interrupt D	1
C22	INTB#	Interrupt B	1
C23	+5V	+5 VDC	
C24	USB-	Universal Serial Bus (USB) (-)	
D1	AD0	Address 0	
D2		Address 4	
D3	C/BE0#	Command, Byte Enable 0	
D4	+3,3V	+3.3 VDC	
D5	AD12	Address 12	

D7V(I/O)+3.3 or +5 VDCD8LOCK#Resource LockD9TRDY#Test Logic ReadyD10AD16Address 16D11AD20Address 20D12+5V+5 VDC	1 1
D13 +5V +5 VDC D14 AD26 Address 26	
D15 AD29 Address 29	
D16 REQ1 Request 1	1
D17 IDSEL2 Initialization Device Select 2	
D18 V(I/O) +3.3 or +5 VDC D19 X2 Reserved (2)	
D20 X5 Reserved (5)	
D21 +3,3V +3.3 VDC	
D22 INTA# Interrupt A	1
D23 ICPEN#/ ICPEN/Serial Clock (I2C)	3
SCLK D24 OSC	
(PWDN)	
E1 AD1 Address 1	
E2 AD5 Address 5	
E3 GND Ground	
E4 M66EN Enable 66Mhz PCI-bus	
E5 GND Ground E6 C/BE1# Command, Byte Enable 1	
E6 C/BE1# Command, Byte Enable 1 E7 SBO# Snoop Backoff	1
E8 +5V +5 VDC	•
E9 IRDY# Initiator Ready	1
E10 AD17 Address 17	
E11 GND Ground	
E12 AD23 Address 23 E13 C/BE3# Command, Byte Enable 3	
E14 GND Ground	
E15 AD30 Address 30	
E16 GNT1 Grant 1	

E17	+5V	+5 VDC
E18	GNT4	Grant 4
E19	X3	Reserved (3)
E20	GND	Ground
E21	INTC#	Interrupt C
E22	-12V	-12 VDC
E23	+12V	+12 VDC
E24	VBATT	

1 = Pullup resistor of 2,7 kOhm on the System Slot (CPU).

1

## 64-bit PCI (Top)

• •			
Pin	Nam	Description	Not
	е		е
A1	GND	Ground	
A2	X10	Reserved (10)	
A3	AD35	Address 35	2
A4	AD38	Address 38	2
A5	AD42	Address 42	2
A6	V(I/	+3.3 or +5 VDC	
	O)		
A7	V(I/	+3.3 or +5 VDC	
	O)		
A8	AD52	Address 52	2
A9	AD56	Address 56	2
A10	AD60	Address 60	2
A11	AD63	Address 63	2
A12	GND	Ground	
B1	X7	Reserved (7)	
B2	GND	Ground	
B3	AD36	Address 36	2
B4	AD39	Address 39	2
B5	AD43	Address 43	2
B6	AD46	Address 46	2
B7	AD49	Address 49	2
B8	AD53	Address 53	2
B9	AD57	Address 57	2
B10	AD61	Address 61	2

	C/	Ground Command, Byte Enable 6	2
C1		Reserved (8)	
		Address 32	2
		Ground	
		Address 40	2
C5	AD44	Address 44	2
C6	GND	Ground	
C7	GND	Ground	
		Address 54	2
		Address 58	2
		Ground	
C11		Parity 64 ???	2
	4		-
C12		Command, Byte	2
		Enable 7	
		Reserved (9)	~
		Address 33	2
		Address 37	2
		Ground	0
		Address 45	2
		Address 47	2
		Address 50	2 2
D8 D9		Address 55 Ground	Ζ
		Address 62	2
		Command, Byte	2
		Enable 4	2
12		Reserved (11)	
		Ground	
		Address 34	2
		+3.3 or +5 VDC	-
_0	0)		
E4	,	Address 41	2
		Ground	-
		Address 48	2

- E7 AD51 Address 51
- E8 GND Ground
- E9 AD59 Address 59
- E10 V(I/ +3.3 or +5 VDC O)
- E11 C/ Command, Byte 2 BE5# Enable 5
- E12 X12 Reserved (12)

2 = Pullup resistor of 2,7 kOhm (5V bus system) or 8,2 kOhm (3,3V bus system) on the backplane.

2

2

## ISA96/AT96 (Bottom)

Dir		Description	Nat
PIN	Name	Description	Not
A1	RSTDR V		e
A2	IRQ9	Interrupt 9	
A3	SD11	Data 11	
A4	SD9	Data 9	
A5	IOCHR		1
	DY		
A6	IOW#	I/O Write	
A7	SA15	Address 15	
A8	CLK	Clock	
A9	SA10	Address 10	
A10	SA7	Address 7	
A11	T/C		
A12	SA2	Address 2	
B1	SD15	Data 15	
	SD13		
	SD3		
	SD1	Data 1	
B5	SMEM	<i>.</i>	
	W#	Write	
	SA18		
		Address 14	
B8		DMA Acknowledge	
	#	6	

6#selectB12SA1Address 1C1SD7Data 7C2SD5Data 5C3SD10Data 10C4SD8Data 8C5AENAddress EnableC6IOR#I/O ReadC7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 2D4SD0Data 0D5SMEMSystem Memory R#R#ReadD6SA17Address 17	
C1SD7Data 7C2SD5Data 5C3SD10Data 10C4SD8Data 8C5AENAddress EnableC6IOR#I/O ReadC7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem Memory R#R#Read	
C2SD5Data 5C3SD10Data 10C4SD8Data 8C5AENAddress EnableC6IOR#I/O ReadC7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem Memory R#R#Read	
C3SD10Data 10C4SD8Data 8C5AENAddress EnableC6IOR#I/O ReadC7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C5AENAddress EnableC6IOR#I/O ReadC7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C6IOR#I/O ReadC7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C7SA13Address 13C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C8SA11Address 11C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C9IRQ5Interrupt 5C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C10SA6Address 6C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C11SA4Address 4C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
C12IRQ11Interrupt 11D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
D1SD14Data 14D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
D2SD12Data 12D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
D3SD2Data 2D4SD0Data 0D5SMEMSystem MemoryR#Read	
D4 SD0 Data 0 D5 SMEM System Memory R# Read	
D5 SMEM System Memory R# Read	
R# Read	
D6 SA17 Address 17	
D7 REF#	
D8 IRQ7 Interrupt 7	
D9 SA8 Address 8	
D10 MCS16 #	1
D11 BALE	
D12 SA0 Address 0	
E1 SD6 Data 6	
E2 SD4 Data 4	
E3 OWS	1
E4 SBHE#	
E5 SA19 Address 19	
E6 SA16 Address 16	

- E7 SA12 Address 12
- E8 DRQ6 DMA Request 6
- E9 IRQ4 Interrupt 4
- E10 SA5 Address 5
- E11 SA3 Address 3
- E12 IRQ10 Interrupt 10

1 = Pullup resistor must be integrated into the System Slot (CPU).

## **VMEbus (Bottom)**

	(	···· /
Pin	Name	Descripti
		on
A1	D0	Data 0
A2	D2	Data 2
A3	D12	Data 12
A4	D7	Data 7
A5	DS1#	
A6	BR3#	
A7	AM1	
A8	AM3	
	IACKO	
	UT#	
A10	A14	Address
		14
A11	A12	Address
		12
A12	A10	Address
		10
B1	BBSY#	
B2	D10	Data 10
B3	D5	Data 5
	D15	Data 15
	SYSRE	
20	S#	
B6	A23	Address
		23
B7	A21	Address
	, \_	21

A19	Address 19
A16	Address
A6	Address 6
A4	Address 4
A2	Address 2
D8 D3 D13 SYSCL	Data 8 Data 3 Data 13
DS0# DTACK	
AS# IACK# AM4 A13	Address
A11	13 Address 11
A9	Address 9
D1 D11 D6 BG3OU T#	Data 1 Data 11 Data 6
WR# AM0 AM2 A18	Write Address 18
	A16 A6 A4 A2 D8 D3 D13 SYSCL K DS0# DTACK # AS# IACK# AM4 A13 A11 A9 D1 D11 D11 D6 BG3OU T# WR# AM0 AM2

D9	A15	Address
D10	A5	15 Address
D11	A3	5 Address 3
D12	A1	Address
	D9 D4 D14 BERR# AM5	Data 9 Data 4 Data 14
E6		Address 22
E7	A20	Address 20
E8	A17	Address
E9	A7	Address 7
E10	IRQ5#	/ Interrupt 5
E11	IRQ3#	5 Interrupt 3
E12	A8	Address 8
		-

## ECB (Bottom)

Pin	Name	Description
A1	D5	Data 5
A2	D2	Data 2
A3	A4	Data 4
A4	A7	Address 7
A5	BAI	
A6	2F	
A7	A10	Address 10

A9	INT# VCMOS PWRCL R#	
	A13 RESET #	Address 13 Reset
B1 B2 B3	D4 A1	Data 0 Data 4 Address 1
B5	WAIT# A17 IEO	Address 17
B7	n/c DMARD Y	Not connected
	RD# IORQ#	Read
B12 C1 C2 C3 C4 C5 C6 C7	n/c D6 A0 A5 A16 A18 BAO M1# WR#	Not connected Data 6 Address 0 Address 5 Address 16 Address 18
C11 C12 D1 D2 D3	n/c D7 A2	Address 12 Address 9 Not connected Data 7 Address 2 Address 8

D6	A19 A11 NMI#	Address 19 Address 11 Non Maskable Interrupt		
D8		·		
	HALT#			
	RFSH#			
D11 D12	MRQ#	Not connected		
E1		Data 3		
	-	Address 3		
E3		Address 6		
E4	IEI			
E5		Data 1		
		Address 14		
E7		Not connected		
E8		Not connected		
E9	DESLC T#			
E10	A15	Address 15		
	BUSAK			
	#			
E12	n/c	Not connected		
SM	SMP16 (Bottom)			
Pin	Name	Description		
A1	NMI#	Non Maskable		
		Interrupt		
A2	IRQ0#	Interrupt 0		
A3	D11	Data 11		
A4	D9 RDYIN	Data 9		
-	IOW#			
	A15	Address 15		
	CLK			
	A10	Address 10		
A10	A7	Address 7		

A11 TC/ EOP# A12 A2 Address 2 B1 D15 Data 15 B2 D13 Data 13 B3 D3 Data 3 B4 Data 1 D1 B5 MEMW # B6 A18 Address 18 B7 A14 Address 14 **B8** DACKx # B9 A9 Address 9 B10 IRQ3# Interrupt 3 B11 IOCS1 6# B12 A1 Address 1 C1 D7 Data 7 C2 D5 Data 5 C3 Data 10 D10 C4 D8 Data 8 C5 BUSEN C6 IOR# C7 A13 Address 13 C8 A11 Address 11 C9 IRQ1# Interrupt 1 C10 A6 Address 6 C11 A4 Address 4 C12 IRQ4# Interrupt 4 D1 D14 Data 14 D2 D12 Data 12 D3 Data 2 D2 D4 D0 Data 0 D5 MEMR # A17 Address 17 D6

D7 INTA# D8 INT# D9 A8 Address 8 D10 MECS1 6# D11 ALE D12 A0 Address 0 E1 D6 Data 6 E2 D4 Data 4 E3 MMIO# BHEN E4 E5 A19 Address 19 E6 A16 Address 16 E7 A12 Address 12 E8 DRQx# E9 IRQ2# Interrupt 2 E10 A5 Address 5 E11 A3 Address 3 E12 IRQ5# Interrupt 5 Floppy/EIDE (Bottom) Pin Name **Description** A1 FDSEL1 Floppy Select 1 A2 FDSEL0 Floppy Select 0 A3 FDME1 Floppy? **Floppy Direction** A4 DIR A5 STEP Floppy Step WRDAT Floppy Write A6 Α Data A7 WE Floppy Write? A8 TRK0 Floppy Track 0 A9 WP Floppy Write? A10 RDDAT Floppy? Α A11 HDSEL Floppy HD Select A12 DSKCH Floppy

DiskChange G B1 DRVDE ? N1 DRVDE ? B2 **N**0 IDECS3 IDE? **B**3 P# B4 IDEA2 IDE? B5 IDEIRQ IDE? S B6 **IDEPUS IDE?** B7 IDEDR IDE? QP B8 IDED14 IDE Data 14 B9 IDED8 IDE Data 8 B10 IDED6 IDE Data 6 B11 IDED11 IDE Data 11 B12 IDED3 **IDE Data 3** C1 FDME0 Floppy Me? C2 INDX Floppy Index C3 IDECS3 IDE? S# C4 IDEA0 IDE? C5 IDEDAK IDE? S# C6 **IDEIOR IDE?** # C7 IDEDR IDE ? QS IDE Data 1 C8 IDED1 C9 #IDERS IDE? Т C10 IDED10 IDE Data 10 C11 IDED4 IDE Data 4 C12 IDED2 **IDE Data 2 IDELED IDE LED**? D1 S#

IDELED IDE LED? D2 P# IDECS1 IDE? D3 S# **IDEIRQ IDE**? D4 Ρ D5 IDEPUP IDE Pull Up? **IDEIOW IDE ?** D6 # D7 IDED15 IDE Data 15 D8 IDED13 IDE Data 13 D9 IDED7 IDE Data 7 D10 GND Ground D11 GND Ground D12 GND Ground Ground E1 GND E2 GND Ground E3 **IDECS1 IDE?** P# IDEA1 IDE? E4 E5 IDEDAK IDE? P# E6 IDEIOR IDE? DY IDED0 IDE Data 0 E7 E8 IDED12 IDE Data 12 E9 IDED9 IDE Data 9 E10 IDED5 IDE Data 5 E11 GND Ground E12 GND Ground SCSI (Bottom) Pin Na Descripti me on A1 TER Μ A2 GN Ground

	D	
A3 A4	I/O# RE	
A4	Q#	
A5	ATN	
A6	# D8	Data 8
A0 A7	D8 D9	Data 9
A8		
A9	D2	Data 2
A10	D4	Data 4
	DP0	_
A12	GN	Ground
B1	D TER	
Ы	M	
B2	GN	Ground
	D	
B3	GN	Ground
-	D	<b>•</b> •
B4	GN D	Ground
B5	GN	Ground
DU	D	Cround
B6	GN	Ground
	D	
B7	GN	Ground
B8	D GN	Ground
DO	D	Orounu
B9	GN	Ground
	D	
B10	GN	Ground
D11	D	Ground
DII	GN D	Ground
B12	_	Ground

	D	
C1	TER	
C2	M GN	Ground
$\mathbf{C}^{2}$	D C/	
C3	C/ D#	
C4	MS G#	
C5	ACK	
00	#	Data 10
C6 C7	D12 DP1	Data 12 Data P1
C8	D13	Data 13
C9	D1	Data 1
C10		Data 5
C11		Data 7
C12		Ground
0.2	D	Cround
D1	TER	
	М	
D2	GN	Ground
	D	
D3	GN	Ground
	D	0
D4	GN D	Ground
D5	GN	Ground
	D	
D6	GN D	Ground
D7	GN	Ground
	D	
D8	GN	Ground
	D	
D9	GN	Ground
	D	

D10	GN D	Ground
D11	GN D	Ground
D12	GN D	Ground
E1	TER M	
E2	GN D	Ground
E3	SEL #	
E4	RST #	
E5	BSY #	
E6 E7 E8 E9 E10 E11 E12	D14 D15 D11 D0 D3 D6	Data 14 Data 15 Data 11 Data 0 Data 3 Data 6 Ground


Contributor: <u>Joakim Ögren</u> , <u>Rob Gill</u>

Sources: IndustrialPCI page at Standard Industrial PC Systems's (SIPS) homepage

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.sips.com/ipci.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.sips.com Open this address in your WWW browser.

#### **SmallPCI Connector**



# SmallPCI (SPCI)

PCI=Peripheral Component Interconnect. SmallPCI is a version of PCI adapted for small computers and PDAs.



CONNECTOR

(At the device)

(At the motherboard)

UNKNOWN CONNECTOR at the motherboard.

UNKNOWN CONNECTOR at the device.

I don't have any technical information about SmallPCI at the moment. If you have any information of value please send it to me.

The specifications can be obtained from:

PCI Special Interest Group 2575 NE Kathryn St. #17 Hillsboro, OR 97124 Phone: 1-800-433-5177 Fax: 1-503-693-8344

Contributor: Joakim Ögren


Source: ?

Info: <u>SmallPCI overview</u> at <u>PCI Special Interest Group's homepage</u>

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.pcisig.com/current/smallpci.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.pcisig.com Open this address in your WWW browser.

#### **Miniature Card Connector**



- A9 Address Bus 7
- 8 A8 Address Bus



- 10 A5 Address Bus
- 11 A3 Address Bus
- 12 A2 Address Bus
- 13 A0 Address Bus
- 14 RAS# Row Address Strobe
- 15 A24 Address Bus
- 16 A23 Address Bus
- 17 A22 Address Bus
- 18 OE# Output Enable
- 19 D15 Data Bus
- 20 D13 Data Bus
- 21 D12 Data Bus
- 22 D10 Data Bus
- 23 D9 Data Bus
- 24 D0 Data Bus
- 25 D2 Data Bus
- 26 D4 Data Bus



		Reserved for future use Data Bus
29	SDA	Serial Data and Address
30	SCL	Serial Clock
31	A19	Address Bus
32	A17	Address Bus
33	A15	Address Bus
34	A13	Address Bus
35	A12	Address Bus
	RESE T#	Reset
		Address Bus
38	VS1#	Voltage Sense 1
39	A7	Address Bus
40	BS8#	Bus Size 8
41	A4	Address Bus
42	CEL#	Card Enable Low Byte
43	A1	Address Bus
44	CASL	Column Address Strobe Lo

4 CASL Column Address Strobe Low# Byte



45	CASH #	Column Address Strobe High Byte
46	CD#	Card Detect
47	A21	Address Bus
48	BUSY #	Ready/Busy
49	WE#	Write Enable
50	D14	Data Bus
-	_	Reserved for future use Data Bus
53	VS2#	Voltage Sense 2
54	D8	Data Bus
55	D1	Data Bus
56	D3	Data Bus
57	D5	Data Bus
58	D6	Data Bus
59 60		Reserved for future use Address Bus

The following three is separate:

## Name Descriptio Dir n

- GND Ground
- VCC Power











Note: Direction is card relative device.

Contributor: Joakim Ögren

Source: <u>Minicature Card v1.1 spec</u> at <u>Miniature Card Implementers Forum's homepage</u>

Please send any comments to Joakim Ögren.

This is the URL for the WWW page: http://www.mcif.org/spec.html Open this address in your WWW browser.

### **Miniature Card (Tech) Connector**



# Miniature Card (Technical)

This section is currently based solely on the Miniature Card specification v1.1.

## **Signal Descriptions:**

### A0-A24

Address A0 to A24 are the address bus lines that can address up to 32 Mwords (64 MBytes). The Miniature Card specification does not require the Miniature Card to decode the upper address lines. A 2 Mbyte Miniature Card that does not decode the upper address lines would repeat its address space every 2 Mbytes. Address 0h would access the same physical location as 200000h, 400000h, 600000h, etc.

#### D0-D15

Data lines D0 through D15 constitute the data bus. The data bus is composed of two bytes, the low byte D[7:0] and the high byte D[15:8].

### OE#

OE# indicates that the current bus cycle is a read cycle.

#### WE#

WE# indicates that the current bus cycle is a write cycle.

#### VS1#

Voltage Sense 1 signal. The card grounds this signal to indicate it can operate at 3.3 Volts. This signal must either be connected to card GND or left open.

#### VS2#

Voltage Sense 2 signal. The card grounds this signal to indicate it can operate at x.x Volts (the value to be determined at a later date). This signal must either be connected to card GND or left open.

#### CEL#

CEL# enables the low byte of the data bus (D[7:0]) on the card. This signal is not used in DRAM cards.

#### CEH#

CEH# enables the high byte of the data bus (D[15:8]) on the card. This signal is not used in DRAM cards.

#### RAS#

RAS# strobes in the row address for DRAM cards.

#### CASL#

CASL# strobes in the low byte column address for DRAM cards.

#### CASH#

CASH# strobes in the high byte column address for DRAM cards.

#### **RESET#**

RESET# controls card initialization. When RESET# transitions from a low state to a high state, the Miniature Card must reset to a predetermined state.

#### BUSY#

BUSY# is a signal generated by the card to indicate the status of operations within the Miniature Card. When BUSY# is high, the Miniature Card is ready to accept the next command from the host. When BUSY# is low, the Miniature Card is busy and unable to accept some data operations from the host. For example, in Flash Miniature Cards the BUSY# signal is tied to the components RY/BY# signal. However, ROM Miniature Cards would always drive BUSY# high since the host will always be able to read from a ROM Miniature Card.

#### Vccr

Vccr provides a low current (refresh) voltage supply. Vccr is a feature used by DRAM Miniature Cards to "self-refresh" during "sleep" mode.

#### SDA

I2C: Serial Data/Address.

#### SCL

I2C: Serial Clock are used to read the attribute information structure (AIS) from the serial EEPROM in a DRAM card.

#### CD#

CD# is a grounded interface signal. After a Miniature Card has been inserted, CD# will be forced low. The card detect signal is located in the center of the second row of interface signals, and should be one of the last interface signals to connect to the host. Do not confuse CD# with CINS#. CINS# is an early card detect that is one of the first signals to connect to the host.

#### BS8#

BS8# is a signal driven by the host to indicate if the data bus is x8 or x16. An 8-bit host must drive BS8# low and tie the high byte data bus D[15:8] to the low byte data bus

D[7:0]. A 16-bit host must drive this signal high.

#### GND

Ground

#### Vcc

Vcc is used to supply power to the card.

#### CINS#


CINS# is a grounded signal on the front of the Miniature Card that can be used for early detection of a card insertion. CINS# makes contact on the host when the front of the card is inserted into the socket, before the interface signals connect.

Contributor: Joakim Ögren

Source: <u>Minicature Card v1.1 spec</u> at <u>Miniature Card Implementers Forum's homepage</u>

Please send any comments to Joakim Ögren.

#### **NuBus Connector**



# NuBus

Available on old Apple Macintosh computers and on NeXT computers. Standard: IEEE 1196, "Nubus-A simple 32-bit backplane bus". Texas Instruments owns the standard today.



(At the computer)

UNKNOWN CONNECTOR at the card. UNKNOWN CONNECTOR at the computer.

## Row A

### Pin Nam Description

- **e** 1 -12 -12 VDC
- 2
- 3 /SPV

V

- 4 /SP
- 5 /TM1
- 6 /AD1 Address/Data
- 7 /AD3 Address/Data 3
- 8 /AD5 Address/Data 5
- 9 /AD7 Address/Data 7

10	/AD9	Address/Data 9
11	/ AD1	Address/Data
12	AD1	Address/Data 13
13	AD1	Address/Data 15
14	AD1	Address/Data 17
15	AD1	Address/Data 19
16	9 / AD2	Address/Data 21
17	1 / AD2	Address/Data 23
18	3 / AD2	Address/Data 25
19	5 / AD2	Address/Data 27
20	7 / AD2	Address/Data 29
21	9 / AD3	Address/Data 31
22 23		Ground Ground

24	/	
25	ARB 1 /	
26	ARB 3 /ID1	
27	/ID3 /	
29 30	ACK +5 V /	+5 VDC
	RQS T	
31	/ NMR Q	
32	+12 V	+12 VDC
Ro	wВ	
Pin	Na	Descripti
	me	on
1	-12 V	-12 VDC
2	GN D	Ground
3		Ground
4 5	+5 V	+5 VDC +5 VDC
6	+5 V	+5 VDC

- 7 +5 V +5 VDC 8 \* Reserved ?
- 9 \* Reserved ?

10	*	Reserved ?
11	*	Reserved ?
12	GN D	Ground
13	GN D	Ground
14	GN D	Ground
15	GN D	Ground
16	GN D	Ground
17	GN D	Ground
18	GN D	Ground
19	GN D	Ground
20	GN D	Ground
21	GN D	Ground
22	GN D	Ground
23	GN D	Ground
24	**	Reserved ?
25	**	Reserved ?
26	**	Reserved ?
27	**	? Reserved ?
28	+5 V	? +5 VDC

	GN	+5 VDC Ground
31	D GN D	Ground
32	+12 V	
Ro	w C	
Pin	Nam	Description
1	<b>e</b> /	Deast
I	, RES ET	Reset
2	-	
3	+5 V	+5 VDC
4		+5 VDC
	/TM0	
6	/AD0	Address/Data 0
7	/AD2	Address/Data
8	/AD4	Address/Data
9	/AD6	· · · · · · · · · · · · · · · · · · ·
10	/AD8	Address/Data
11	/	o Address/Data
	AD10	
12	1	Address/Data
	AD12	
13		Address/Data
4 4	AD14	
14		Address/Data
15	AD16 /	Address/Data
10	1	nuui 53/Dala


	AD18	18
16	/	Address/Data
	AD20	20
17	/	Address/Data
	AD22	22
18	/	Address/Data
	AD24	24
19	/	Address/Data
	AD26	26
20	/	Address/Data
	AD28	28
21	/	Address/Data
	AD30	30
22	GND	Ground
23	/PFW	
24	/	
	ARB	
	0	
25	/	
	ARB	
	2	
26	/ID0	
27	/ID2	
28	/	
	STAR	
	Т	
29	+5 V	+5 VDC
30		+5 VDC
31		Ground
32	/CLK	Clock
<b>•</b>		

Contributor: Joakim Ögren, Karsten Wenke, Michael Van den Acker, Godel?

Source: ?

This the e-mail address: Karsten.Wenke@t-online.de Choose this address in your e-mail reader. This the e-mail address: rdsmv@huntsman.cse.rmit.edu.au Choose this address in your e-mail reader. This the e-mail address: godel@CS.McGill.CA Choose this address in your e-mail reader.

### **NuBus 90 Connector**



# NuBus 90

Available on old Apple Macintosh computers.





(At the computer)

UNKNOWN CONNECTOR at the card. UNKNOWN CONNECTOR at the computer.

## Row A

- **Pin Nam Description** 
  - е
- -12 -12 VDC 1
- V
- 2 SB0 /SPV 3
- /SP 4
- 5 /TM1
- 6
- /AD1 Address/Data 1
- 7 /AD3 Address/Data 3
- 8 /AD5 Address/Data 5
- 9 /AD7 Address/Data 7
- /AD9 Address/Data 10 9

11	/ AD1 1	Address/Data 11
12	-	Address/Data 13
13	/	Address/Data 15
14	/ AD1 7	Address/Data 17
15		Address/Data 19
16	/ AD2 1	Address/Data 21
17	/ AD2 3	Address/Data 23
18	/ AD2 5	Address/Data 25
19	/ AD2 7	Address/Data 27
20	, / AD2 9	Address/Data 29
21	/ AD3 1	Address/Data 31
	GND	Ground Ground

25	1 / ARB	
26	3 /ID1	
27	/ID3	
28	/	
	ACK	
29	+5 V	+5 VDC
30	1	
	RQS	
	Т	
31		
•	NMR	
	Q	
32	-	+12 VDC
-	V	
_		

## Row B

Pin	Name	Descripti		
		on		
1	-12 V	-12 VDC		
2	GND	Ground		
3	GND	Ground		
4	+5 V	+5 VDC		
5	+5 V	+5 VDC		
6	+5 V	+5 VDC		
7	+5 V	+5 VDC		
8	/TM2			
9	/CM0			
10	/CM1			
11	/CM2			
12	GND	Ground		
13	GND	Ground		
14	GND	Ground		
15	GND	Ground		
16	GND	Ground		

	GND GND GND GND GND GND /CLK2 STDB WR	
20	CLK2	ΚE
31	+5 V	SY +5 VDC +5 VDC Ground Ground +12 VDC
Ro	w C	
	Nam	Description
	Nam e / RES	<b>Description</b> Reset
Pin 1 2 3 4 5	Nam e / RES ET SB1 +5 V +5 V /TM0	Reset +5 VDC +5 VDC
Pin 1 2 3 4	Nam e / RES ET SB1 +5 V +5 V	Reset +5 VDC +5 VDC Address/Data
Pin 1 2 3 4 5	Nam e / RES ET SB1 +5 V +5 V /TM0	Reset +5 VDC +5 VDC Address/Data 0
Pin 1 2 3 4 5 6	Nam e / RES ET SB1 +5 V +5 V /TM0 /AD0	Reset +5 VDC +5 VDC Address/Data 0 Address/Data 2


		6
10	/AD8	Address/Data 8
11	/	Address/Data
12	AD10 /	Address/Data
13	AD12 / AD14	Address/Data
14	/ AD14	Address/Data
15	/ AD18	Address/Data
16		Address/Data
17		Address/Data
18		Address/Data
19		Address/Data
20	/ AD28	Address/Data
21	-	Address/Data
22	GND	Ground
23 24	/PFW /	
27	, ARB 0	
25	/ ARB	
26 27 28		

T 29 +5 V +5 VDC 30 +5 V +5 VDC 31 GND Ground 32 /CLK Clock

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

#### **Zorro II Connector**



## Zorro II



(At the A2000)

86 PIN EDGE CONNECTOR at the A2000.

None: All of my X's suddenly disappeared. I have now put them back again. I hope the table is correct. Please contact me if not. I don't remember where I found this information.

Pin	A50 0	A100 0	A200 0	A2000 B	Name	Description
1	X	X	X	X	GND	Ground
2	Х	Х	Х	Х	GND	Ground
3	Х	Х	Х	Х	GND	Ground
4	Х	Х	Х	Х	GND	Ground
5	Х	Х	Х	Х	+5V	+5 Volts DC
6	Х	Х	Х	Х	+5V	+5 Volts DC
7	Х	Х	Х	Х	n/c	
8	Х	Х	Х	Х	-5V	-5 Volts DC
9	Х	Х			n/c	
			Х	Х	28CLOCK	28MHz Clock
10	Х	Х	Х	Х	+12V	+12 Volts DC
11	Х	Х			n/c	
			Х	Х	/COPCFG	Configuration Out
12	Х	Х	Х	Х	CONFIG IN, Grounded	
13	Х	Х	Х	Х	GND	Ground
14	Х	Х	Х	Х	/C3	C3 Clock
15	Х	Х	Х	Х	CDAC	Clock
16	Х	Х	Х	Х	/C1	C1 Clock


17 18 19 20	X X X X	X X X X	X X X	X X X	/OVR RDY /INT2 /PALOPE n/c /BOSS	Ready Interrupt 2
21	Х	Х	Х	X	A5	Address 5
22	Х	Х	Х	Х	/INT6	Interrupt 6
23	Х	Х	Х	Х	A6	Address 6
24	Х	Х	Х	Х	A4	Address 4
25	Х	Х	Х	Х	GND	Ground
26	Х	Х	Х	Х	A3	Address 3
27	Х	Х	Х	Х	A2	Address 2
28	Х	Х	Х	Х	A7	Address 7
29	Х	Х	Х	Х	A1	Address 1
30	Х	Х	Х	Х	A8	Address 8
31	Х	Х	Х	Х	FC0	Processor
						status 0
32	Х	Х	Х	Х	A9	Address 9
33	Х	Х	Х	Х	FC1	Processor
						status 1
34	Х	Х	Х	Х	A10	Address 10
35	Х	Х	Х	Х	FC2	Processor
						status 2
36	Х	Х	Х	Х	A11	Address 11
37	Х	Х	Х	Х	GND	Ground
38	Х	Х	X	X	A12	Address 12
39	Х	Х	Х	Х	A13	Address 13
40	Х	Х	Х	X	/IPL0	
41	Х	Х	Х	Х	A14	Address 14
42	Х	Х	Х	X	/IPL1	
43	Х	Х	X	Х	A15	Address 15
44	X	Х	X	X	/IPL2	
45	X	X	Х	X	A16	Address 16
46	X	X	X	X	/BEER	Bus Error
47	X	X	X	X	A17	Address
48	Х	Х	Х	Х	/VPA	

49 50 51	X X X	X X X	X X X	X X X	GND ECLK /VMA	Ground E Clock
52	X	X	X	X	A18	Address 18
53	X	X	X	X	RST	Reset
54	X	X	X	X	A19	Address 19
55	X	X	X	X	/HLT	Halt
56	X	X	X	X	A20	Address 20
57	X	X	X	X	A22	Address 22
58	X	X	X	X	A21	Address 21
59	Х	Х	Х	X	A23	Address 23
60	Х	Х			/BR	
			Х	Х	/CBR	
61	Х	Х	Х	Х	GND	Ground
62	Х	Х	Х	Х	/BGACK	
63	Х	Х	Х	Х	D15	Data 15
64	Х	Х			/BG	
			Х	Х	/CBG	
65	Х	Х	Х	Х	D14	Data 14
66	Х	Х	Х	Х	/DTACK	
67	Х	Х	Х	Х	D13	Data 13
68	Х	Х	Х	Х	R/W	Read/Write
69	Х	Х	Х	Х	D12	Data 12
70	Х	Х	Х	Х	/LDS	
71	Х	Х	Х	Х	D11	Data 11
72	Х	Х	Х	Х	/UDS	
73	Х	Х	Х	X	GND	Ground
74	Х	Х	X	X	/AS	- / -
75	Х	Х	X	X	D0	Data 0
76	X	Х	Х	X	D10	Data 10
77	X	X	X	X	D1	Data 1
78	X	X	X	X	D9	Data 9
79	X	X	X	X	D2	Data 2
80	X	X	X	X	D8 D2	Data 8
81	X	X	X	X	D3	Data 3
82	X	X	X	X	D7	Data 7
83	Х	Х	Х	Х	D4	Data 4

84	Х	Х	Х	Х	D6	Data 6
85	Х	Х	Х	Х	GND	Ground
86	Х	Х	Х	Х	D5	Data 5
Contri	butor: <u>Joa</u>	akim Ögre	<u>en</u>			

Source: ?

### **Zorro II/III Connector**



# Zorro II/III



(At the computer)

100 PIN EDGE CONNECTOR at the computer.

Pin	Physic		Zorro III	Zorro III
	al Name	Name	Address Phase	Data Phase
1	Ground	Ground	Ground	Ground
2	Ground	Ground	Ground	Ground
3	Ground	Ground	Ground	Ground
4	Ground			Ground
5	+5VDC	+5VDC	+5VDC	+5VDC
6	+5VDC	+5VDC	+5VDC	+5VDC
7	/OWN	/OWN	/OWN	/OWN
8	-5VDC	-5VDC	-5VDC	-5VDC
9	1	/SLAVEn	/SLAVEn	/SLAVEn
-	SLAVE			
	n			
10	+12VD	+12VDC	+12VDC	+12VDC
	С			
11	/	/	/CFGOUTn	/CFGOUTn
	CFGOU	CFGOUT		
	Tn	n		
12	1	/CFGINn	/CFGINn	/CFGINn
	CFGIN			
	n			
13	Ground	Ground	Ground	Ground
14	/C3	/C3 Clock	/C3 Clock	/C3 Clock
15	CDAC	CDAC	CDAC Clock	CDAC

39 40 41	A5 /INT6 A6 A4 Ground A3 A2 A7 /LOCK AD8 FC0 AD9 FC1 AD10 FC2 AD11 Ground AD12 AD13 Reserv ed AD14	/OVR XRDY /INT2 -12VDC A5 /INT6 A6 A4 Ground A3 A2 A7 A1 A3 A2 A7 A1 A3 FC0 A9 FC1 A10 FC2 A11 Ground A12 A13 (/EINT7) A14	/C1 Clock /CINH /MTCR /INT2 -12VDC A5 /INT6 A6 A4 Ground A3 A2 A7 /LOCK A8 FC0 A9 FC1 A10 FC2 A11 Ground A12 A13 Reserved A14 Reserved	Clock /C1 Clock /CINH /MTCR /INT2 -12VDC A5 /INT6 A6 A4 Ground A3 A2 A7 /LOCK D0 FC0 D1 FC0 D1 FC0 D1 FC1 D2 FC2 D3 Ground D4 D5 Reserved D6 Reserved
		A15		D7
	ed	. ,	Reserved	Reserved
46 47	/BERR AD17	A16 /BERR A17 (/VPA)	A17	D8 /BERR D9 /MTACK


49 50 51 52 53 54 55 56 57 58 59 60 61 62	/DS0 AD18 /RESET AD19 /HLT	E Clock (/VMA) A18 /RST A19 /HLT A20 A22 A21 A23 /BRn	/DS0 A18 /RESET A19 /HLT A20 A22 A21 A23 /BRn Ground	Ground E Clock /DS0 D10 /RESET D11 /HLT D12 D14 D13 D15 /BRn Ground /BGACK
63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83	AD31 /BGn AD30 /DTACK AD29 READ	D12 /LDS	A31 /BGn A30 /DTACK A29 READ A28 /DS2 A27 /DS3 Ground /CCS Reserved A26 Reserved A26 Reserved A25 Reserved A25 Reserved A24 Reserved Reserved Reserved Reserved	D31 /BGn D30 /DTACK D29 READ D28 /DS2 D27 /DS3 Ground /CCS D16 D26 D17 D26 D17 D25 D18 D24 D19 D23 D20

84 85 86 87 88 89 90 91	SD6 Ground Ground Ground Ground SenseZ	D6 Ground D5 Ground Ground Ground Ground	Reserved Ground Ground Ground Ground Ground SenseZ3	D22 Ground D21 Ground Ground Ground Ground SenseZ3
92 93 94 95 96	3 7M DOE /IORST /BCLR Reserv ed	E7M DOE /BUSRST /GBG (/EINT1)	7M DOE /IORST /BCLR Reserved	7M DOE /IORST /BCLR Reserved
97	/FCS	No Connect	/FCS	/FCS
98	/DS1	No Connect	/DS1	/DS1
	Ground Ground	Ground Ground	Ground Ground	Ground Ground

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore

### Amiga 1200 CPU-port Connector



# Amiga 1200 CPU-port



(At the computer)

UNKNOWN CONNECTOR at the computer.

UNK	NOWN CONNE	CTOR at the com
Pin	Name	Description
1	n/c	Reserved
2	n/c	Reserved
3	n/c	Reserved
4	n/c	Reserved
5	n/c	Reserved
6	n/c	Reserved
7	n/c	Reserved
8	n/c	Reserved
9	GND	Ground
10	+5V	+5 Volts DC
11	A23	Address 23
12	A22	Address 22
13	A21	Address 21
14	A20	Address 20
15	A19	Address 19
16	A18	Address 18
17	A17	Address 17
18	A16	Address 16
19	GND	Ground
20	+5V	+5 Volts DC
21	A15	Address 15
22	A14	Address 14
23	A13	Address 13
24	A12	Address 12

64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82	D13 D12 D11 D10 D9 D8 GND +5V D7 D6 D5 D4 D3 D2 D1 D0 GND +5V /IPL2 /IPL1	Data 14 Data 13 Data 12 Data 11 Data 10 Data 9 Data 8 Ground +5 Volts DC Data 7 Data 6 Data 5 Data 4 Data 3 Data 2 Data 1 Data 0 Ground +5 Volts DC
84 85 86 87 88 89 90 91 92 93 94 95 96	R/W /BERR n/c /AVEC /DSACK1	Reserved Reset Halt Reserved Reserved Address Strobe Data Strobe Read/Write Bus Error Reserved


100 101 102 103 104 105	CPUCKLA ECLOCK GND +5V FC2 FC1 FC0 /RMC	EClock pulse Ground +5 Volts DC Processor Status 2 Processor Status 1 Processor Status 0
107		Reserved
108	n/c	Reserved
109	n/c	Reserved
110	n/c	Reserved
111	/BR	Slot specific Bus
		Arbitration
112	/BG	Slot specific Bus
		Arbitration
113		Reserved
	/BOSS	
	/FPUCS	FPU Chip select
116	, FPUSENS	FPU Sense
	E	
117	CCKA	
	/RESET	Reset
	GND	Ground
	+5V	+5 Volts DC
	/NETCS	
	/SPARECS	
	/RTCCS	Realtime Clock Chip
		select
124	/FLASH	
125	/REG	
	/CCENA	
	/WAIT	
		Keyboard reset
	/IORD	
130	/IOWR	IO Write

-	/OE	Output enable
-	/WE /OVR	/DTACK Override
	XRDY	External Ready
135	/ZORRO	-
136	/WIDE	
137	/INT2	Interrupt level 2
138	/INT6	Interrupt level 6
139	GND	Ground
140	+5V	+5 Volts DC
141	SYSTEM1	System1 Ground
142	SYSTEM0	System0 Ground
143	/xRxD	
144	/xTxD	
145	/CONFIG	
	OUT	
146	AGND	Audio Ground
147	ALEFT	Audio Left
148	ARIGHT	Audio Right
149	+12V	+12 Volts DC
	-12V	-12 Volts DC

Contributor: <u>Joakim Ögren</u>

Source: ?

### Amiga 1000 Ramex Connector



# Amiga 1000 Ramex



(At the computer)

60 PIN EDGE CONNECTOR (.156") at the computer.


Pin	Nam	Descripti
• •••	e	on
1	GND	
2	D15	Data 15
3	+5V	+5 Volts
		DC
4	D12	Data 12
5	GND	Ground
6	D11	Data 11
7	+5V	+5 Volts
		DC
8	D8	Data 8
9	GND	Ground
10	D7	Data 7
11	+5V	+5 Volts
		DC
12	D4	Data 4
13	GND	Ground
14	D3	Data 3
15	+5V	+5 Volts
		DC
16	D0	Data 0
17	GND	Ground
18	DRA	
	4	

19	DRA	
20	5 DRA	
21	6 DRA 7	
22 23	GND /RAS	Ground
		Ground Ground
20	, CAS U0	
27 28	/	Ground
29	CAS L0 +5V	+5 Volts
30	+5V	DC +5 Volts DC
A B C	GND D14 +5V	Ground Data 14 +5 Volts DC
D E F H	D13 GND D10 +5V	Data 13 Ground Data 10 +5 Volts
J K L M	D9 GND D6 +5V	DC Data 9 Ground Data 6 +5 Volts
Ν	D5	DC Data 5


P R S	GND D2 +5V	Ground Data 2 +5 Volts DC
т	D1	Data 1
U	GND	Ground
V	DRA	
	3	
W	DRA 2	
Х	2 DRA	
Λ	1	
Y	DRA	
	0	
Z		Ground
AA		
	RRW	Cround
		Ground
	GND /	Ground
שש	CAS	
	U1	
EE	GND	Ground
FF	/	
	CAS	
	L1	
ΗH	+5V	+5 Volts
JJ	15)/	DC
JJ	+ <b>U</b> V	+5 Volts DC
Contr	ributor: Joa	akim Ögren
0		<b>y</b>

Source: ?


### **Amiga Video Expansion Connector**







19	/LPEN	C	Light Pen Input
20	/PACK	C	Printer Port Acknowledge Handshake
21	PSEL	C	Printer Port Select
22 23	GND PPD0	-	Digital Ground Printer Port Data Bit 0
24	PPD1	C	Printer Port Data Bit 1
25	PPD2	C	Printer Port Data Bit 2
26	PPD3	C	Printer Port Data Bit 3
27	PPD4	C	Printer Port Data Bit 4
28	PPD5	C	Printer Port Data Bit 5
29	PPD6	Ć	Printer Port Data Bit 6
30	PPD7	Ć	Printer Port Data Bit 7
31	/LED	Č	LED (Audio filter bypass) Setting
32	GND		Digital Ground
33	RAWLF	C	Raw (Unfiltered) Audio Left
34	AGND	-	Audio Ground
35	RAWRT	C	Raw (Unfiltered) Audio Right
36	AGND	-	Audio Ground
37	n/c	-	Reserved for future expansion
38 39	n/c GND	-	Reserved for future expansion Digital Ground
40	GND	-	Digital Ground




Note: Direction is Motherboard relative Card. Note: Do not mix analog & digital grounds.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

### **CD32 Expansion-port Connector**



## **CD32 Expansion-port**



UNKNOWN 182 PIN CONNECTOR (SAME AS MCA) at the computer.

UNIN	UNITION IN THE FIN CONNECTOR (SF				
Pin	Name	Description			
1	A31	Address 31			
2	A30	Address 30			
3	A29	Address 29			
4	A28	Address 28			
5	A27	Address 27			
6	A26	Address 26			
7	A25	Address 25			
8	A24	Address 24			
9	DGND	Data Ground			
10	VCC	+5 VDC			
11	A23	Address 23			
12	A22	Address 22			
13	A21	Address 21			
14	A20	Address 20			
15	A19	Address 19			
16	A18	Address 18			
17	A17	Address 17			
18	A16	Address 16			
19	DGND	Data Ground			
20	VCC	+5 VDC			
21	A15	Address 15			
22	A14	Address 14			
23	A13	Address 13			
24	A12	Address 12			

#### Comment

Probably not connected since 68EC02 Probably not connected since 68EC02

6	62	D14	Data 14	
6	63	D13	Data 13	
	64	D12	Data 12	
	65	D11	Data 11	
	66	D10	Data 10	
	67	D9	Data 9	
	8	D8	Data 8	
	<u>89</u>	DGND	Data Ground	
	70	VCC	+5 VDC	
	71 70	D7	Data 7	
	<sup>7</sup> 2	D6	Data 6	
	73	D5	Data 5	
	74 75	D4	Data 4	
	75 70	D3	Data 3	
	76 77	D2	Data 2	
	77 70	D1	Data 1	
	78 70		Data 0	
	79 20	DGND	Data Ground	
	30 >1		+5 VDC	
	31	/IPL2 /IPL1	Interrupt Priority Level 2	
	32 33	/IPL0	Interrupt Priority Level 1 Interrupt Priority Level 0	
	33 34	/IF LU	Interrupt Friority Level 0	
	35	/RST	Reset	
	36	/HALT	Halt	
	37	/ECS	ECS??	
	88	/OCS	OCS??	
	39	SIZE1	Size 1	Indicates number of bytes remaining to
				transfer
ç	90	SIZE0	Size 0	Indicates number of bytes remaining to
		0.220		transfer
ç	91	/AS	Address Strobe	
	92	/DS	Data Strobe	
	93	/R/W	Read/Write	
	94	/BERR	Bus Error	
	95			
	96	/AVEC	Autovector Reg	Autovector request during interrupt
			•	

98	/DSACK1 /DSACK0 CPUCLK_A	Data Ack 1 Data Ack 0	acknowledge Data trasnfer and size acknowledge Data transfer and size acknowledge	
101 102 103 104	DGND VCC FC2 FC1 FC0	Data Ground +5 VDC Function Codes 2 Function Codes 1 Function Codes 0		
111	/CPU_BR /EXP_BG	CPU bus request?? Expansion bus granted??		
	/CPU_BG /EXP_BR	CPU bus granted?? Expansion bus request??		
118 119		68020 RESET Interrupt 2 Interrupt 2 Keyboard clock	Generate a level 2 interrupt Generate a level 6 interrupt	
123 124 125 126 127 128	KB_CLOCK /KB_DATA /FIRE0 /FIRE1 /LED /ACTIVE /RXD /TXD /DKRD	Keyboard data Fire Button 0?? Fire Button 1?? Power On LED ?? Disk active LED Serial Receive Serial Transmit	Serial data in Serial data out Floppy interface (Paula?)	


Floppy interface (Paula?) 130 /DKWD 131 SYSTEM Floppy interface (Paula?) 132 /DKWE 133 CONFIG O UT 134 135 DGND Data Ground 136 +12V +12V DC 137 DGND Data Ground +12V DC 138 +12V 139 17MHZ For FMV interface ?? 140 EXT AUDI For FMV interface ?? 0 141 DA DATA For FMV interface ?? 142 /MUTE For FMV interface ?? 143 DA LRCLK For FMV interface ?? 144 DA BCLK For FMV interface ?? 145 DGND Data Ground 146 VCC +5 VDC 147 DR **Digital Red Digital Green** 148 DG **Digital Blue** 149 DB **Digital Intensity** 150 DI 151 / PIXELSW EXT 152 /PIXELSW 153 /BLANK 154 PIXELCLK Pixelclock For manipulating RBG data 155 DGND Data Ground 156 VCC +5 VDC 157 /CSYNC Composite sync Not buffered. 158 CCK B Color clock ?? 159 /HSYNC Horizontal sync 160 /VSYNC Vertical sync 161 VGND Video ground Video ground 162 VGND

163 AR_EXT 164 AR 165 AG_EXT 166 AG 167 AB_EXT 168 AB 169 VGND 170 VGND 171 /NTSC	Analog Red External Analog Red Analog Green External Analog Green Analog Blue External Analog Blue Video ground Video ground				
172 /XCLKEN	Enable External video clock	(Genlock)			
173 XCLK	External video clock	(Genlock)			
174 /	External Video	Disable internal video interfaces			
EXT_VIDE O					
175 DGND	Data Ground				
176 VCC	+5 VDC				
177 AGND	Audio Ground				
178 +12V	+12V DC				
	Left sound External				
180 LEFT					
181 RIGHT_EX T	Right sound External				
182 RIGHT	Right sound				
Contributor: <u>Joakim Ögren</u>					

Source: <u>CD32 expansion port info</u>, usenet posting by <u>Anders Stenkvist</u>..

This is the URL for the ftp: ftp://ftp.demon.co.uk/pub/amiga/docs/cd32-pinouts.txt Open this address in your WWW browser or FTP client. This the e-mail address: ask\_me@elixir.e.kth.se Choose this address in your e-mail reader.

### **CardBus Connector**



# CardBus

32-bit bus defined by PCMCIA.



(At the controller)



(At the peripherals)

68 PIN ??? MALE at the controller.68 PIN ??? FEMALE at the peripherals.

Pin	Name	Description
1	GND	Ground
2	CAD0	Address/Data 0
3	CAD1	Address/Data 1
4	CAD3	Address/Data 3
5	CAD5	Address/Data 5
6	CAD7	Address/Data 7
7	CCBE0#	Command/Byte
		Enable 0
8	CAD9	Address/Data 9
9	CAD11	Address/Data 11
10	CAD12	Address/Data 12
11	CAD14	Address/Data 14
12	CCBE1#	Command/Byte
		Enable 1
13	CPAR	Parity
14	CPERR#	Parity error

- 15 CGNT# Grant
- 16 CINT# Interrupt


17 18 19 20 21	Vcc Vpp1 CCLK CIRDY# CCBE2#	Vcc Vpp1 CCLK Initiator Ready Command/Byte Enable 2
22 23 24 25 26 27 28 29 30 31 32 33	CAD18 CAD20 CAD21 CAD22 CAD23 CAD24 CAD25 CAD26 CAD27 CAD29 RSRVD CCLKR UN#	Address/Data 18 Address/Data 20 Address/Data 21 Address/Data 22 Address/Data 23 Address/Data 23 Address/Data 24 Address/Data 25 Address/Data 25 Address/Data 27 Address/Data 29 Reserved CCLKRUN#
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48	GND GND CCD1# CAD2 CAD4 CAD6 RSRVD CAD8 CAD10 CVS1 CAD13 CAD13 CAD15 CAD16 RSRVD CBLOC K#	Ground Ground Card Detect 1 Address/Data 2 Address/Data 4 Address/Data 6 Reserved Address/Data 8 Address/Data 10 Address/Data 13 Address/Data 15 Address/Data 16 Reserved Block ???
49 50	CSTOP# CDEVS	Stop transfer cycle Device Select

	EL#				
51	Vcc	Vcc			
52	Vpp2	Vpp2			
53	CTRDY#	Target Ready			
54	CFRAM	Address or Data			
	E#	phase			
55	CAD17	Address/Data 17			
56	CAD19	CAD19			
57	CVS2				
58	CRST#	Reset			
59	CSERR#	System Error			
60	CREQ#	Request ???			
61	CCBE3#	Command/Byte			
		Enable 3			
62	CAUDIO	Audio ???			
63	CSTSC				
	HG				
64	CAD28	Address/Data 28			
65	CAD30	Address/Data 30			
66	CAD31	Address/Data 31			
67	CCD2#	Card Detect 2			
68	GND	Ground			
Contr	Contributor: <u>Joakim Ögren</u> , <u>Marek Hostasa</u>				

Source: <u>PC Card Standard</u> at <u>PC Card's homepage</u>

This the e-mail address: maro@adcomsys.net Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.pc-card.com/stand\_overview.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.pc-card.com Open this address in your WWW browser.

### **PC Card Connector**



## PC Card

16-bit bus defined by PCMCIA.



(At the controller)



(At the peripherals)

68 PIN ??? MALE at the controller. 68 PIN ??? FEMALE at the peripherals.


Pin	Memo	I/	Description
	ry	O+Me	
		m	
1	GND	GND	Ground
2	D3	D3	Data 3
3	D4	D4	Data 4
4	D5	D5	Data 5
5	D6	D6	Data 6
6	D7	D7	Data 7
7	CE1#	CE1#	
8	A10	A10	Address 10
9	OE#	OE#	Output Enable
10	A11	A11	Address 11
11	A9	A9	Address 9
12	A8	A8	Address 8
13	A13	A13	Address 13
14	A14	A14	Address 14
15	WE#	WE#	Write Enable ???
16	READ	IREQ#	

17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33	A15 A12 A7 A6 A5 A4 A3	Vcc Vpp1 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 D0 D1 D2 IOIS16 #	Vcc Vpp1 Address 16 Address 15 Address 12 Address 7 Address 6 Address 5 Address 3 Address 3 Address 2 Address 1 Address 1 Address 0 Data 0 Data 1 Data 2
42 43		GND GND CD1# D11 D12 D13 D14 D15 CE2# VS1#	Ground Ground Card Detect 1 Data 11 Data 12 Data 13 Data 14 Data 15 Reserved / IORD#
45		IOWR#	Reserved / IOWR#
47 48	D A17 A18 A19 A20	A19	Address 17 Address 18 Address 19 Address 20

50	A21	A21	Address 21			
51	Vcc	Vcc	Vcc			
52	Vpp2	Vpp2	Vpp2			
53	A22	A22	Address 22			
54	A23	A23	Address 23			
55	A24	A24	Address 24			
56	A25	A25	Address 25			
57	VS2#	VS2#				
58	RESE T	RESET	Reset			
59	WAIT	WAIT#				
	#					
60	RSRV	INPAC	Reserved / ???			
	D	K#				
61	REG#	REG#				
62	BVD2	SPKR#	Battery Voltage 2 /			
			Speaker ???			
63	BVD1	STSCH	Battery Voltage 1 / ???			
		G#				
64	D8	D8	Data 8			
65	D9	D9	Data 9			
66	D10	D10	Data 10			
67	CD2#	CD2#				
68	GND	GND	Ground			
Conti	Contributor: <u>Joakim Ögren</u>					

Source: PC Card Standard at PC Card's homepage

### **PC Card ATA Connector**



# PC Card ATA

This specification makes it possible to share ATA & PC Card with the same connectors.




(At the controller)



(At the peripherals)

68 PIN ??? MALE at the controller.68 PIN ??? FEMALE at the peripherals.

Pin	Namel	Hos t	Dir	Dev	PC-Card equiv
1	Groun d		C	х	Ground
2	DD3	Х	C	х	D3
3	DD4	x	C	x	D4
4	DD5	х	C	х	D5
5	DD6	х	Č	х	D6
6	DD7	x	C	x	D7
7	/CS0	x	C	х	/CE1
8			C	i	A10




A0

Х

29

DA0

Х



49 50 51	VCC	x	<b>C</b> ×	VCC
52 53 54	MC	x		
55	M/S-	X	<b>(</b> × 2)	
56	CSEL	х	<b>x</b> 2)	
57			Ċ	/VS2
58	/ RESE T	х	<b>C</b> ×	RESET
59	iord Y	0	<b>x</b> 3)	/WAIT
60	DMAR Q	0	<b>x</b> 3)	/INPACK
61		0	°	/REG
62		x	×	/BVD2:SPKR
63	/ PDIA G	x	C×	/ BVD1:STSCH G
64	DD8	х	X	D8
65	DD9	х	X	D9
66	DD10	х	X	D10
67	/CD2	Х	×	/CD2



*x* = Required. *i* = Ignored by host in ATA mode.

o = Optional.

nothing = Not connected.

1) Device shall support only one /CS1 signal pin.

2) Device shall support either /M/S or CSEL but not both.

3) Device shall hold this signal negated if it does not support this function.

Contributor: <u>Joakim Ögren</u>

Source: ATA-2 specifications

### **PCMCIA** Connector



# PCMCIA

PCMCIA=Personal Computer Memory Card International Association.



(At the controller)




(At the peripherals)

68 PIN ??? MALE at the controller.68 PIN ??? FEMALE at the peripherals.

Pin	Name	Di	Description
1 2	GND D3	r	Ground Data 3
3	D4		Data 4
4	D5		Data 5
5	D6		Data 6
6	D7		Data 7
7	/CE1		Card Enable 1
8	A10		Address 10
9	/OE		Output Enable
		A	

10	A11	Address 11
11	A9	Address 9
12	A8	Address 8
13	A13	Address 13
14	A14	Address 14
15	/WE:/P	Write Enable : Program
16	/READY:/ IREQ	Ready : Busy (IREQ)
17	VCC	+5V
18	VPP1	Programming Voltage (EPROM)
19	A16	Address 16
20	A15	Address 15
21	A12	Address 12
22	A7	Address 7
23	A6	Address 6
24	A5	Address 5
25	A4	Address 4
26	A3	Address 3
27	A2	Address 2



48	A19	1	Address 19
49	A20		Address 20
50	A21		Address 21
51	VCC		+5V
52	VPP2		Programmeing Voltage 2 (EPROM)
53	A22		Address 22
54	A23		Address 23
55	A24		Address 24
56	A25		Address 25
58 59	/VS2 RESET /WAIT /INPACK	? ? ? ?	RFU RESET WAIT
61	/REG		Register Select
62	/ BVD2:SPKR		Battery Voltage Detect 2 : SPKR
63	/ BVD1:STSC HG		Battery Voltage Detect 1 : STSCHG
64	D8		Data 8
65	D9		Data 9
66	D10		Data 10


### 67 /CD2 Card Detect 2 68 GND Ground

Note: Direction is Controller (computer) relative PCMCIA-card.

Contributor: Joakim Ögren, Karsten Wenke

Source: ?

### **CompactFlash Connector**



## CompactFlash

Developed by SanDisk. Is compatible with PC-Card ATA with a simple passive adapter.

See <u>PC-Card ATA</u> for more information.

CONNECTOR (At the controller)



(At the peripherals)

50 PIN ??? MALE at the controller. 50 PIN ??? FEMALE at the peripherals.

Pin	Name	Description
1	GND	Ground
2	D3	Data 3
3	D4	Data 4
4	D5	Data 5
5	D6	Data 6
6	D7	Data 7
7	/CE1	Card Enable 1
8	A10	Address 10
9	/OE	Output Enable
10	A9	Address 9
11	A8	Address 8
12	A7	Address 7
13	VCC	+5V
14	A6	Address 6
15	A5	Address 5
16	A4	Address 4


24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	A2 A1 A0 D0 D1 D2 /WP:/IOIS16 /CD2 /CD1 D0 D0 D0 D0 D0 D0 D0 D0 CE2 /VS1 /IORD /IOWR /WE	Address 3 Address 2 Address 1 Address 0 Data 0 Data 0 Data 2 Write Protect : IOIS16 Card Detect 2 Card Detect 1 Data 0 Data 0 Data 0 Data 0 Data 0 Card Enable 2 Refresh I/O Read I/O Write Write Enable Ready : Busy : IREQ
40	/VS2	RFU
41	RESET	Reset
	/WAIT	Wait
	/INPACK	Degister Colect
	/REG /BVD2:SPKR	Register Select
40	DVD2.3FKK	Battery Voltage Detect 2 : SPKR
46		Battery Voltage Detect 1 :
47	BVD1:STSCHG D8	STSCHG Data 8
48	D9	Data 9
-	D10	Data 10
50		Ground

Contributor: <u>Joakim Ögren</u>

Source: SanDisk's CompactFlash ABC at SanDisk's homepage

This is the URL for the WWW page: http://www.sandisk.com/sd/support/teched/cfpc\_5.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.sandisk.com Open this address in your WWW browser.

### **C-bus II Connector**



# C-bus II

Developed by Corolla C-bus II is the successor to C-bus & Extended C-bus.



(At the backplane)



(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card). PA=Component side PB=Solder side

Pin	Name
PA1	GND
PA2	AUX18
PA3	AUX16
PA4	GND
PA5	AUX14
PA6	AUX12
PA7	GND

- PA8 AUX10
- PA9 AUX8
- PA10 GND
- PA11 AUX6
- PA12 AUX4
- PA13 GND
- PA14 AUX2
- PA15 AUX0
- PA16 GND

PA17		
PA18	ED8 RESERV	
	ED6	
PA19		
PA20	ED4 RESERV	
r Azu	ED2	
PA21	RESERV	
	ED0	
PA22		
PA23	GND	
PA24	AGND	
PA25	CID1	
PA26	CBCLK	
PA27	GND	
PA28	CRST#	
PA29	LED#	
PA30	GND	
PA31	CARB2	
PA32	CARB0	
PA33		
	TM2#	
PA35	TM0#	
PA36	GND	
PA37	STRT#	
PA38	CD31	
PA39	GND	
PA40	CD30	
PA41	CD29	
PA42	GND	
PA43	CD28	
PA44	CD27	
PA45	GND	
PA46	CD26	
PA47	CD25	
PA48	GND	

PA86 PA87 PA88 PA89 PA90 PA91	CD1 GND CD0 E1 GND E0
PB1 PB2 PB3 PB4 PB5 PB6 PB7 PB8 PB9 PB10 PB11 PB12 PB13 PB14 PB15 PB16 PB17	+5V AUX19 AUX17 +5V AUX15 AUX13 +5V AUX11 AUX9 +5V AUX7 AUX5 +5V AUX3 AUX1 +5V RESERV
PB18 PB19	ED9 RESERV ED7 RESERV
PB20 PB21	ED5 RESERV ED3 RESERV
PB22 PB23 PB24 PB25	ED1 VTERM +5V CID3 CID2

PB26 PB27 PB28	CID0 +5V FAULT#
PB29	LOCKCB#
PB30	+5V
PB31	CARB3
PB32	CARB1
PB33	+5V
PB34	TM3#
PB35	
PB36	+5V
PB37	ACK#
PB38	CD63
PB39	+5V
PB40	CD62
PB41	CD61
PB42	+5V
PB43	CD60
PB44	CD59
PB45	+5V
PB46	CD58
PB47	CD57
PB48	+5V
PB49	
PB50	
PB51	+3.3V
PB52 PB53	CD54
PB54	CD53 +3.3V
PB55	+3.3V CD52
PB56	CD52 CD51
PB57	+3.3V
PB58	CD50
PB59	CD49
PB60	+3.3V
PB61	CD48
PB62	E7

PB63	+3.3V
PB64	E6
PB65	CD47
PB66	+3.3V
PB67	CD46
PB68	CD45
PB69	+3.3V
PB70	CD44
PB71	CD43
PB72	+3.3V
PB73	CD42
PB74	CD41
PB75	+3.3V
PB76	CD40
PB77	CD39
PB78	+3.3V
PB79	CD38
PB80	CD37
PB81	+3.3V
PB82	CD36
PB83	CD35
PB84	+3.3V
PB85	CD34
PB86	CD33
PB87	+3.3V
PB88	CD32
PB89	E5
PB90	+3.3V
PB91	E4

Contributor: <u>Joakim Ögren</u>

Sources: <u>C-bus II Technology architecture</u> at <u>Collary's homepage</u>

This is the URL for the WWW page: http://www.corollary.com/cbusii.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.collary.com Open this address in your WWW browser.

#### **SSFDC Connector**



## SSFDC

SSFDC=Solid State Floppy Disk Card.



(At the motherboard)



(At the device)

UNKNOWN CONNECTOR at the motherboard. UNKNOWN CONNECTOR at the device.


I don't have any technical information about SSFDC at the moment. If you have any information of value please send it to me.

Contributor: <u>Joakim Ögren</u> Source: ?

Info: Solid State Floppy Disk Card Forum

This is the URL for the WWW page: http://www.ssfdc.com Open this address in your WWW browser.

#### PC/104 Connector



### PC/104



(At the backplane)



(At the device (card))

UNKNOWN CONNECTOR at the backplane. UNKNOWN CONNECTOR at the device (card).

Pin Numbe	J1/P1 Row A	J1/P1 Row B	J2/P2 Row	J2/P2 Row D1
r			C1	
0			0V	0V
1	IOCHC HK*	0V	SBHE*	MEMCS 16*
2	SD7	RESETD RV	LA23	IOCS16*
3	SD6	+5V	LA22	IRQ10
4	SD5	IRQ9	LA21	IRQ11
5	SD4	-5V	LA20	IRQ12
6	SD3	DRQ2	LA19	IRQ15
7	SD2	-12V	LA18	IRQ14
8	SD1	ENDXFR *	LA17	DACK0*
9	SD0	+12V	MEMR *	DRQ0
10	IOCHR DY	(KEY)2	MEMW	DACK5*
11	AEN	SMEMW	SD8	DRQ5

12 13 14 15 16 17	SA19 SA18 SA17 SA16 SA15 SA14	SMEMR* IOW* IOR* DACK3* DRQ3 DACK1*	SD9 SD10 SD11 SD12 SD13 SD14	DACK6* DRQ6 DACK7* DRQ7 +5V MASTE R*
18	SA13	DRQ1	SD15	0V
19	SA12	REFRES		(KEY)2
		H*		0V
20	SA11	SYSCLK		
21	SA10	IRQ7		
22	SA9	IRQ6		
23	SA8	IRQ5		
24	SA7	IRQ4		
25	SA6	IRQ3		
26	SA5	DACK2*		
27	SA4	ТС		
28	SA3	BALE		
29	SA2	+5V		
30	SA1	OSC		
31	SA0	0V		
32	0V	0V		


Contributor: Joakim Ögren

Sources: <u>PC/104 v2.3 spec</u> Sources: <u>PC/104 pinout</u>

Info: PC/104 Consortium

This is the URL for the WWW page: http://www.pc104.org/pc104/consp5.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.pc104.org/pc104/pinouts.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.pc104.org/pc104/consp1.html Open this address in your WWW browser.

#### **Unibus Connector**



## Unibus

Available on the old Digital PDP-11.

++	++
AA1 AB1 AC1 // AU1 AV1	BA1 BB1 BC1 // BU1 BV1
AA2 AB2 AC2 // AU2 AV2	BA2 BB2 BC2 // BU2 BV2
++	++
CONNEC	TOP

(At the computer)

2 x 36 EDGE FEMALE at the backplane. 2 x 36 EDGE MALE at the cards/modules.

PIN	SIGNAL
AA1	/INIT
AA2	POWER(+
	5v)
AB1	/INTR
AB2	GROUND
AC1	/D00
AC2	GROUND
AD1	/D02
AD2	/D01
AE1	/D04
AE2	/D03
AF1	/D06
AF2	/D05
AH1	/D08
AH2	/D07
AJ1	/D10
AJ2	/D09
AK1	/D12

AN2 AP1 AP2 AR1 AR2 AS1 AS2 AT1	/PA /D15 GROUND /PB GROUND /BBSY GROUND /SACK GROUND /NPR GROUND /NPR GROUND /BR7 NPG
BA1 BA2	BG6 POWER(+ 5v)
BB1	BG5
BB2	GROUND
BC1	/BR5
BC2	GROUND
BD1	GROUND
BD2	/BR4
BE1	GROUND
BE2	BG4
BF1	/ACLO
BF2	/DCLO
BH1	/A01
	/A00
BJ1	/A03
BJ2	/A02

BK1	/A05
BK2	/A04
BL1	/A07
BL2	/A06
BM1	/A09
BM2	/A08
BN1	/A11
BN2	/A10
BP1	/A13
BP2	/A12
BR1	/A15
BR2	/A14
BS1	/A17
BS2	/A16
BT1	GROUND
BT2	/C1
BU1	/SSYN
BU2	/CO
BV1	/MSYN
BV2	GROUND


Contributor: <u>Rob Gill</u>

Source: Digital PDP-11 peripherals handbook

#### **RS232** Connector







9 10 11	- - STF	126	-	RESERVED RESERVED Select Transmit Channel
12	S.C D	?		Secondary Carrier Detect
13	S.C TS	?		Secondary Clear to Send
14	S.T XD	?		Secondary Transmit Data
15	ТСК	114		Transmission Signal Element
16	S.R XD	?		Secondary Receive Data
17	RCK	115		Receiver Signal Element Timing
18	LL	141		Local Loop Control
19	S.R TS	?		Secondary Request to Send
20	DTR	108		Data Terminal Ready
21	RL	140		Remote Loop Control
22	RI	125		Ring Indicator
23	DSR	111		Data Signal Rate Selector
24	ХСК	113		Transmit Signal Element Timing
25	ΤI	142		Test Indicator
			dine.	

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: <u>Joakim Ögren</u>, <u>Petr Krc</u>

Source: ?

This the e-mail address: magneton@mail.firstnet.cz Choose this address in your e-mail reader.

### Serial (PC 9) Connector



## Serial (PC 9)




(At the Computer)

9 PIN D-SUB MALE at the Computer.

Pin	Na	Di	Description
1	me CD	r	Carrier Detect
2	RXD		Receive Data
3	TXD		Transmit Data
4	DTR		Data Terminal Ready
5	GN D		System Ground
6	DSR		Data Set Ready
7	RTS		Request to Send
8	CTS		Clear to Send
9	RI		Ring Indicator

Note: Direction is DTE (Computer) relative DCE (Modem). Contributor: <u>Joakim Ögren</u> Source: ?

#### Serial (PC 25) Connector




15	n/c	-
16	n/c	-
17	n/c	-
18	n/c	-
19	n/c	-
20	DTR	Data Terminal
		Ready
21	n/c	-
22	RI	Ring Indicator
23	n/c	-
24	n/c	-
25	n/c	-
Note	e <sup>.</sup> Directi	on is DTE (Computer) relative


Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

### Serial (Amiga 1000) Connector






Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

#### Serial (Amiga) Connector



9	+12V	+12 Volts DC (20 mA max)
10	-12V	-12 Volts DC (20 mA max)
11	AUD O	Amiga Audio Out (Left)
12	n/c	- Speed Indicate
13	n/c	-
14	n/c	-
15	-	-
16		-
17		-
18	AUDI	Amiga Audio In (Right)
19	n/c	-
20	DTR	Data Terminal Ready
21	n/c	-
22	RI	Ring Indicator
23	n/c	-
24	n/c	-
25	n/c	-
N 1 - 4	Dine . (i)	an ia DTE (Oananatan) nalatina DOE (

Note: Direction is DTE (Computer) relative DCE (Modem). Note: Do not connect SHIELD(1) to GND(7).

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

### Serial (MSX) Connector



## Serial (MSX)



(At the Computer)

9 PIN D-SUB FEMALE at the Computer.

Pin	Na	Di	Description
	me	r	
1	PG	-	Protective
			Ground
2	TXD		Transmit Data
3	RXD		Receive Data
4	RTS		Request to Send
			-
5	CTS		Clear to Send
6	DSR		Data Set Ready
			-
7	GN	_	Signal Ground
	D		•
8	DC		Carrier Detect
	D		
9	DTR		Data Terminal
			Ready
N/~+~	. D:		


Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: <u>Joakim Ögren</u>

Source: Mayer's SV738 X'press I/O map

This is the URL for the WWW page: http://www.freeflight.com/fms/MSX/Portar.txt Open this address in your WWW browser.

### Serial (Printer) Connector



## **Serial (Printer)**




(At the printer)

25 PIN D-SUB MALE at the printer.

### Pin Name Di Description


r						
1	SHIEL D		Shield Ground			
2	TXD		Transmit Data			
3	RXD		Receive Data			
4 5 6	n/c n/c DSR	-	Not connected Not connected Data Set Ready			
7	GND		System Ground			
8	DCD		Data Carrier Detect			
9 10 11	n/c n/c ?	-	Not connected Not connected Reverse Channel			
12 13 14 15	n/c n/c n/c n/c	- - -	Not connected Not connected Not connected Not connected			




Contributor: Joakim Ögren, Petr Krc

Source: ?

#### Mouse (PS/2) Connector



## Mouse (PS/2)




Contributor: <u>Joakim Ögren</u>, <u>Gilles Ries</u>

Source: ?

This the e-mail address: gries@glo.be Choose this address in your e-mail reader.


### Serial (15) Connector



Ready

R#

(At the modem)




Contributor: Joakim Ögren, Joerg Brinkel

Source: ?

This the e-mail address: jb@itm.rwth-aachen.de Choose this address in your e-mail reader.

### **DEC Dual RS-232 Connector**



# **DEC Dual RS-232**


Found on the DEC Multia and DEC UDB (Universal Desktop Box). It contains two Serial ports on one connector. The 1st Port is located on the normal pins, and the 2nd port is located on some "spare" pins.



25 PIN D-SUB MALE at the computer.

Pin	Port	Na	Dir	Description
1 2	1	<b>me</b> n/c TXD	C	Not connected Transmit Data
3	1	RXD	Ć	Receive Data
4	1	RTS	C	Ready To Send
5	1	CTS	Ć	Clear To Send
6	1	DSR	Č	Data Set Ready
7	1+2	GN D	_	Ground
8	1	DCD	C	Data Carrier Detect
9 10 11	2	n/c n/c DTR	C	Not connected Not connected Data Terminal Ready

(At the computer)




Note: Direction is DTE (Computer) relative DCE (Modem).

Contributor: Joakim Ögren, Greg A. Woods

Sources: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u> Sources: <u>Digital UDB Information</u> by <u>Eric Smith</u>


This the e-mail address: woods@weird.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://csgrad.cs.vt.edu/~tjohnson/pinouts Open this address in your WWW browser. This the e-mail address: tjohnson@csgrad.cs.vt.edu Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.brouhaha.com/~eric/computers/udb.html Open this address in your WWW browser. This the e-mail address: eric@brouhaha.com Choose this address in your e-mail reader.

#### Macintosh RS-422 Connector



# Macintosh RS-422

It's possible to connect RS-232 peripheral to the RS-422 port available on Macintosh computers. Use RXD- as RXD, TXD- as TXD, Ground RXD+, Leave TXD+ unconnected, GPi as CD.



Note: Direction is DTE (Computer) relative DCE (Modem).

Note: GPi is connected to SCC Data Carrier Detect (or to Receive/Transmit Clock if the VIA1 SYNC signal is high). Not connected on the Macintosh Plus, Classic, Classic II,


#### LC, LC II or IIsi.

Contributor: <u>Joakim Ögren</u>, <u>Pierre Olivier</u>, <u>Ben Harris</u>, <u>Nathan Schmidt</u> Sources: <u>comp.sys.mac.comm FAQ Part 1</u> Sources: Apple Tech Info Library, Article ID: TECHINFO-0001699


This the e-mail address: olipie@aei.ca Choose this address in your e-mail reader. This the e-mail address: bjh@mail.dotcom.fr Choose this address in your e-mail reader. This the e-mail address: nathans@stanford.edu Choose this address in your e-mail reader. This is the URL for the WWW page:


http://www.cis.ohio-state.edu/hypertext/faq/usenet/macintosh/comm-faq/part1/faq.html Open this address in your WWW browser.

#### **RS422** Connector




### **RS422**






9	CTS	1	Clear To Send
10	LL		Local Loopback
11	DM		Data Modem
12	TR		Terminal Ready
13	RR		Receiver Ready
14	RL		Remote Loopback
15	IC		Incoming Call
16	SF/ SR		Select Frequency/Select Rate
17			Terminal Timing
18	ТМ		Test Mode
19	GN D		Ground
20	_		Receive Twister-Pair Common
21	GN D		Spare Twister-Pair Return
22	/SD		Send Data TPR
23	GN D		Send Timing TPR
24	GN D		Receive Timing TPR
25	/RS		Request To Send TPR
26	/RT		Receive Timing TPR



Contributor: <u>Joakim Ögren</u>, <u>Petr Krc</u>

Source: ?

#### **Macintosh Serial Connector**




# 9 Rx- Receive Data, negative going component

Note: Direction is Computer relative Equipment.

Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

#### C64 RS232 User Port Connector



### C64 RS232 User Port

Available on the Commodore C64/C128. Software emulated. The signals does not have true RS232 levels. It's TTL level, and RXD/TXD is inverted. It's just the normal User Port, used as a RS232 port.




- B+FLAG2+PRxDReceive Data (Must be applied to both<br/>pins!)
- D PB1 RTS Ready To Send
- E PB2 DTR Data Terminal Ready
- F PB3 RI Ring Indicator
- H PB4 DCD Data Carrier Detect
- K PB6 CTS Clear To Send
- L PB7 DSR Data Set Ready
- M PA2 TxD Transmit Data
- N GND GND Signal Ground

Contributor: Joakim Ögren, Arwin Vosselman, Mark Sokos

Source: Usenet posting in comp.sys.cbm, <u>Help on modem -> c64</u> by <u>Lasher Glenn</u> Sources: Commodore 64 Programmer's Reference Guide


This the e-mail address: 0vosselman01@flnet.nl Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.vuse.vanderbilt.edu/~thompsbb/cbm\_conn.txt Open this address in your WWW browser. This the e-mail address: gl8574@lima.albany.edu Choose this address in your e-mail reader.

### **DEC DLV11-J Serial Connector**



Note: Direction is Serial card relative other Devices. Contributor: <u>Ben Harris</u> Source: DEC DLV11-J Printset, M8043-0-1, sheet 7

### **Cisco Console Port Connector**




# **Cisco Console Port**

Used to configure a Cisco router.




(At the Cisco hub)



(At the cables) RJ45 FEMALE CONNECTOR at the Cisco routers. RJ45 MALE CONNECTOR at the cables.

Pin Na **Description** Dir me **RTS Request To Send** 1 **DTR** Data Terminal 2 Ready 3 **TXD** Tranceive Data 4 n/c Not connected 5 n/c Not connected **RXD** Receive Data 6 7 DSR Data Set Ready





### 8 CTS Clear To Send




Contributor: Joakim Ögren, Damien Miller

Source: ?

This the e-mail address: dmiller@vitnet.com.sg Choose this address in your e-mail reader.

### **RocketPort Serialport Connector**




### **RocketPort Serialport**

Available at RocketPort serialport expansion cards.



(At the RocketPort card)



8

(At the cables)

RJ45 FEMALE CONNECTOR at the RocketPort card. RJ45 MALE CONNECTOR at the cables.

Pin	Na me	Description	Di r
1	RTS	Request To Send	
2	DTR	Data Terminal Ready	
3	GN D	Ground	
3	TXD	Tranceive Data	
6	RXD	Receive Data	
6	DC D	Data Carrier Detect	


- 7 DSR Data Set Ready
- 8 CTS Clear To Send



Contributor: <u>Joakim Ögren</u>, <u>Karl Asha</u> Source: ?

This the e-mail address: karl@blackdown.com Choose this address in your e-mail reader.

#### **CoCo Serial Printer Connector**



### **CoCo Serial Printer**

Available on the Tandy Color Computer, also known as CoCo.




(At the computer) 4 PIN DIN 270° FEMALE at the computer.

Pin Na Description me NC 1 Enabled when the printer is 2 / BUS busy Y 3 GN D DAT RS-232 level data 4 Α

Contributor: <u>Rob Gill</u>

Source: Tandy TRP 100 printer manual

### **Conrad Electronics MM3610D Connector**



### **Conrad Electronics MM3610D**

This connector is available on the Conrad Electronics Multimeter 3610D and is used to connect it to a computer.



5 PIN UNKNOWN CONNECTOR at the multimeter

Conra	Na	Description	Di
<b>d</b> 1	me RTS	Request To Send	r
2	RXD	Receive Data	
3	TXD	Transmit Data	
4	DTR	Data Terminal Ready	
5	GN D	Ground	

(At the multimeter).


Note: Since the multimeter is a <u>DCE</u> the pin naming can seem strange.


Contributors: Joakim Ögren, Anselm Belz

Source: ?

This the e-mail address: a.belz@samson.mbis.de Choose this address in your e-mail reader.


### Parallel (PC) Connector





Note: Direction is Computer relative Device. Contributor: <u>Joakim Ögren</u>, <u>Petr Krc</u> Source: ?


### Parallel (Amiga) Connector



12 POUT	Paper Out
13 SEL	Select (Shared with RS232 RING- indicator)
14 +5V PULLUP	+5 Volts DC (10 mA max)
15 n/c 16 /RESET	- Not connected. Reset
17 GND	Signal Ground
18 GND	Signal Ground
19 GND	Signal Ground
20 GND	Signal Ground
21 GND	Signal Ground
22 GND	Signal Ground
23 GND	Signal Ground
24 GND	Signal Ground
25 GND	Signal Ground
	Shina Sa

Note: Direction is Computer relative Peripheral. Contributor: <u>Joakim Ögren</u> Source: Amiga 4000 User's Guide from Commodore Please send any comments to <u>Joakim Ögren</u>.


## Parallel (Amiga 1000) Connector



11	BUSY	Busy
12	POUT	Paper Out
13	SEL	Select (Shared with RS232 RING- indicator)
14	GND	Signal Ground
15	GND	Signal Ground
16	GND	Signal Ground
17	GND	Signal Ground
18	GND	Signal Ground
19	GND	Signal Ground
20	GND	Signal Ground
21	GND	Signal Ground
22	GND	Signal Ground
23	+5V	+5 Volts DC (10 mA max)
24 25	n/c / RESE T	- Not connected. Reset
	I	

Note: Direction is Computer relative Peripheral. Contributor: <u>Joakim Ögren</u> Source: Amiga 4000 User's Guide from Commodore Please send any comments to <u>Joakim Ögren</u>.

## **ECP Parallel Connector**




# **ECP** Parallel

ECP = Extended Capabilities Port



25 PIN D-SUB FEMALE at the PC. **Pin Name Di Description** 

		•
1	nStrob e	Strobe
2	data0	Address, Data or RLE Data
3	data1	Address, Data or RLE Data
4	data2	Address, Data or RLE Data Bit 2
5	data3	Address, Data or RLE Data Bit 3
6	data4	Address, Data or RLE Data Bit 4
7	data5	Address, Data or RLE Data
8	data6	Address, Data or RLE Data
9	data7	Address, Data or RLE Data
10	/nAck	Acknowledge



Note: Direction is Computer relative Device. Contributor: <u>Joakim Ögren</u>, <u>Marco Furter</u> Source: Microsoft MSDN Library: Extended Capabilities Port Specs Info: <u>Microsoft MSDN Library</u>

This the e-mail address: maf@pop.agri.ch Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.microsoft.com/msdn Open this address in your WWW browser.

## **ECP Parallel (Tech) Connector**



# **ECP Parallel (Technical)**

This file is designed to give a basic overview of the port found in most newer PC computers called ECP Parallel port.

This file is not intended to be a thorough coverage of the standard. It is for informational purposes only, and is intended to give designers and hobbyists sufficient information to design their own ECP compatible devices.

## **Signal Descriptions:**

### nStrobe

This signal is registers data or address into the slave on the assering edge during .

### data 0-7

Contains address, data or RLE data. Can be used in both directions.

### nAck

Valid data driven by the peripheral when asserted. This signal handshakes with nAutoFd in reverse.

### Busy

This signal deasserts to indicate that the peripheral can accept data. In forward direction this handshakes with nStrobe. In the reverse direction this signal indicates that the data is RLE compressed by being low.

### PError

Used to acknowledge a change in the direction of transfer. High=Forward.

### Select

Printer is online.

#### nAutoFd

Requests a byte of data from the peripheral when asserted, handshaking with nAck in the reverse direction. In the forward direction this signal indicates whether the data lines contain ECP address or data.

#### nFault

Generates an error interrupt when asserted.


#### nlnit

Sets the transfer direction. High=Reverse, Low=Forward.


### nSelectIn

Low in ECP mode. Contributor: <u>Joakim Ögren</u> , <u>Rob Gill</u> Source: Microsoft MSDN Library: Extended Capabilities Port Specs Info: <u>Microsoft MSDN Library</u>

### **Centronics Connector**



11	BUSY		Busy
12	POUT		Paper Out
13	SEL		Select
14	/ AUTOFEED		Autofeed
15	n/c	Almon -	Not used
	0 V		Logic Ground
17	CHASSIS GND		Shield Ground
18	+5 V PULLUP		+5 V DC (50 mA max)
19	GND		Signal Ground (Strobe Ground)
20	GND		Signal Ground (Data 0 Ground)
21	GND		Signal Ground (Data 1 Ground)
22	GND		Signal Ground (Data 2 Ground)
23	GND		Signal Ground (Data 3 Ground)
24	GND		Signal Ground (Data 4 Ground)
25	GND		Signal Ground (Data 5 Ground)
26	GND		Signal Ground (Data 6 Ground)
27	GND		Signal Ground (Data 7 Ground)
28	GND		Signal Ground (Acknowledge Ground)



Note: Direction is Printer relative Computer.

Contributor: Joakim Ögren, Peter Korsgaard, Petr Krc

Source: ?

This the e-mail address: jacmet@post5.tele.dk Choose this address in your e-mail reader.

## **MSX Parallel Connector**




# **MSX** Parallel



(At the Computer)

14 PIN CENTRONICS FEMALE at the Computer.



13 n/c -14 GN - Signal D Ground

Note: Direction is Computer relative Printer.

Contributor: Joakim Ögren


Source: Mayer's SV738 X'press I/O map


## Parallel (Olivetti M10) Connector



# Parallel (Olivetti M10)

Available on an old portable computer called Olivetti M10.






Note: Direction is Computer relative Device. Contributor: <u>Joakim Ögren</u>, <u>Filippo Fiani</u> Source: ?

This the e-mail address: nathannever@rocketmail.com Choose this address in your e-mail reader.

### **Amstrad CPC6128 Printer Port Connector**



# **Amstrad CPC6128 Printer Port**

<sup>17</sup> 35 <sup>1</sup> (At the computer)				
34 PIN FEMALE EDGE at the computer.				
Pin	Name	Descriptio		
		n		
1	/	Strobe		
	STRO			
	BE			
2	D0	Data 0		
3	D1	Data 1		
4	D2	Data 2		
5	D3	Data 3		
6	D4	Data 4		
7	D5	Data 5		
8	D6	Data 6		
9	GND	Ground		
10	n/c	Not		
		connected		
11	BUSY	Busy		
12	n/c	Not		
		connected		
13	n/c	Not		
		connected		
14	GND	Ground		
15	n/c	Not		
		connected		
16	n/c	Not		
		connected		

17	nla	Not
17	n/c	Not
40		connected
16	GND	Ground
17	n/c	Not
	<b>0</b>	connected
19	GND	Ground
20	GND	Ground
21	GND	Ground
22	GND	Ground
23	GND	Ground
24	GND	Ground
25	GND	Ground
26	GND	Ground
27	n/c	Not
		connected
28	GND	Ground
29	n/c	Not
		connected
30	n/c	Not
		connected
31	n/c	Not
		connected
32	n/c	Not
		connected
33	GND	Ground
34	n/c	Not
•		connected
35	n/c	Not
		connected


Note: Pin 18 does not exist

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

This the e-mail address: aggy@ooh.diron.co.uk Choose this address in your e-mail reader.

## **Universal Serial Bus (USB) Connector**



# **Universal Serial Bus (USB)**

Developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.





(At the peripherals)

4 PIN ??? MALE at the controller.

4 PIN ??? FEMALE at the peripherals.


- Pin Na Descripti me on
- 1 VCC +5 VDC
- 2 D- Data -
- 3 D+ Data +
- 4 GN Ground D

Contributor: Joakim Ögren

Sources: <u>USB FAQ</u> at <u>USB Implementers Forum</u> Sources: USB Specification v1.0 at <u>USB Implementers Forum</u>

This is the URL for the WWW page: http://www.teleport.com/~usb/usbfaq.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.usb.org Open this address in your WWW browser.

## Universal Serial Bus (USB) (Tech) Connector



# **Universal Serial Bus (USB) (Technical)**

USB was developed by Compaq, Digital Equipment Corp, IBM PC Co., Intel, Microsoft, NEC and Northern Telecom.

## Features:

- True Plug'n'Play.
- Hot plug and unplug
- Low cost
- Easy of use
- 127 physical devices
- Low cost cables and connectors

## Bandwidth:

- Full speed: 12 Mbps speed (requires shielded cable)
- Low speed: 1.5 Mbps speed (non-shielded cable)

# **Definitions:**

USB Host = The computer, only one host per USB system. USB Device = A *hub* or a *Function*.

## Power usage:

Bus-powered hubs: Draw Max 100 mA at power up and 500 mA normally.
Self-powered hubs: Draw Max 100 mA, must supply 500 mA to each port.
Low power, bus-powered functions: Draw Max 100 mA.
High power, bus-powered functions: Self-powered hubs: Draw Max 100 mA, must supply 500 mA to each port.
Self-powered functions: Draw Max 100 mA.
Self-powered functions: Draw Max 100 mA.
Suppended device: Max 0.5 mA

## Voltage:

- Supplied voltage by a host or a powered hub ports is between 4.75 V and 5.25 V.
- Maximum voltage drop for bus-powered hubs is 0.35 V from it's host or hub to the hubs output port.
- All hubs and functions must be able to send configuration data at 4.4 V, but only low-

power functions need to be working at this voltage.

• Normal operational voltage for functions is minimum 4.75 V.

## Shielding:

Shield should only be connected to Ground at the host. No device should connect Shield to Ground.

## Cable:

#### Shielded:

Data: 28 AWG twisted Power: 28 AWG - 20 AWG non-twisted

#### Non-shielded:

Data: 28 AWG non-twisted Power: 28 AWG - 20 AWG non-twisted

### Power Gauge Max

	length
28	0.81 m
26	1.31 m
24	2.08 m
22	3.33 m
20	5.00 m


## Cable colors:

Pin	Na	Cable	Descripti
	me	color	on
1	VCC	Red	+5 VDC
2	D-	White	Data -
3	D+	Green	Data +
4	GN	Black	Ground
	D		

Contributor: Joakim Ögren


Sources: <u>USB FAQ</u> at <u>USB Implementers Forum</u> Sources: USB Specification v1.0 at <u>USB Implementers Forum</u>

### **GeekPort Connector**



# GeekPort

The GeekPort is a connector available at Be's BeBox computers. This is a dream for all hobby engineers who like to connect the computer to the coffee




9	+12 V	+12 VDC
10	V GN D	Ground
11 12	_	-12 VDC Ground
13 14	_	+5 VDC Ground
15	B0	Digital B 0
16	B2	Digital B 2
17	B4	Digital B 4
18	B6	Digital B 6
19	GN D	Ground
20	A0	Digital A 0
21	A2	Digital A 2
22	A4	Digital A 4
23	A6	Digital A 6
24	Alref	Analog In Reference
25	A2D 1	Analog In 1
26	•	Analog In 2
27		Analog In 3





28	A2D 4	Analog In 4
29	-	Analog Out 1
30	D2A 2	Analog Out 2
31	D2A 3	Analog Out 3
32	D2A 4	Analog Out 4
33	AOr ef	Analog Out Reference
34	B1	Digital B 1
35	B3	Digital B 3
36	B5	Digital B 5
37	B7	Digital B 7




Contributor: Joakim Ögren

Sources: <u>BeBox GeekPort DeviceKit</u> at <u>Be's homepage</u> Sources: <u>BeBox GeekPort DeviceKit: Analog port</u> Sources: <u>BeBox GeekPort DeviceKit: Digital port</u>


This is the URL for the WWW page: http://www.be.com/documentation/be\_book/DeviceKit/geek.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com/documentation/be\_book/DeviceKit/A2D2A.html Open this address in your WWW browser. This is the URL for the WWW page: http://www.be.com/documentation/be\_book/DeviceKit/DPort.html Open this address in your WWW browser.

## C64 Serial I/O Connector



# C64/C16/C116/+4 Serial I/O

Available on the Commodore C64, C16, C116 and +4 computers.





(At the cable)

6 PIN DIN (DIN45322) FEMALE at the Computer. 6 PIN DIN (DIN45322) MALE at the Cable.

### Pin Nam Description

- е
- 1 / Serial SRQIN SRQI


N

- 2 GND Ground
- 3 ATN Serial ATN In/Out
- 4 CLK Serial CLK In/Out
- 5 DATA Serial DATA In/Out
- 6 / Reset RES ET

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u>

Source: SAMS Computerfacts CC8 Commodore 16.

#### **Atari ACSI DMA Connector**



## Atari ACSI DMA

Used to connect Laser printers or Harddrives.



CONNECTOR

(At the Devices)

(At the Computer)

19 PIN D-SUB ?? at the Computer. 19 PIN D-SUB ?? at the Devices.

- Pin Na Description me
- 1 D0 Data 0
- 2 D1 Data 1
- 3 D2 Data 2
- 4 D3 Data 3
- 5 D4 Data 4
- 6 D5 Data 5
- 7 D6 Data 6
- 8 D7 Data 7
- 9 /CS Chip Select
- 10 IRQ Interrupt Request
- 11 GN Ground D
- 12 / Reset RST
- 13 GN Ground D

ACK	Acknowledge
GN	Ground
D	
A1	?
GN	Ground
D	
R/W	Read/Write
RE	Data Request
Q	
	GN D A1 GN D R/W

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

This the e-mail address: blair@mailbox.uq.edu.au Choose this address in your e-mail reader.

#### VGA (VESA DDC) Connector



# VGA (VESA DDC)

VGA=Video Graphics Adapter or Video Graphics Array. VESA=Video Electronics Standards Association. DDC=Display Data Channel.

Videotype: Analogue.





<sup>11</sup> <sup>15</sup> (At the monitor cable)
 15 PIN HIGHDENSITY D-SUB FEMALE at the videocard.
 15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.

Pin Name

**Di Description** 

1	RED	• Red Video (75 ohm, 0.7 V p-p)	1
2	GREEN	Green Video (75 ohm, 0.7 V p- p)	-
3	BLUE	Blue Video (75 ohm, 0.7 V p-p	)
4 5	RES GND	Ground	
6	RGND	Red Ground	
7	GGND	Green Ground	


8	BGND	Blue Ground
9	+5V	+5 VDC
10	SGND	Sync Ground
11	ID0	Monitor ID Bit 0 (optional)
12	SDA	DDC Serial Data Line
13	HSYNC or CSYNC	Horizontal Sync (or Composite Sync)
14	VSYNC	Vertical Sync
15	SCL	DDC Data Clock Line

Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>

Source: ?

### VGA (15) Connector



## VGA (15)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.

(At the videocard)



11 15 (At the monitor cable)
15 PIN HIGHDENSITY D-SUB FEMALE at the videocard.
15 PIN HIGHDENSITY D-SUB MALE at the monitor cable.

-

Pin Name

### **Di Description**

1	RED	r	Red Video (75 ohm, 0.7 V p-p)
2	GREEN		Green Video (75 ohm, 0.7 V p-
3	BLUE		p) Blue Video (75 ohm, 0.7 V p-p)
4	ID2		Monitor ID Bit 2
5	GND		Ground
6	RGND		Red Ground
7	GGND		Green Ground
		S	


8	BGND		Blue Ground
9 10	KEY SGND	-	Key (No pin) Sync Ground
11	ID0		Monitor ID Bit 0
12	ID1 or SDA		Monitor ID Bit 1
13	HSYNC or CSYNC		Horizontal Sync (or Composite Sync)
14	VSYNC		Vertical Sync
15	ID3 or SCL		Monitor ID Bit 3

Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>

Source: ?

#### VGA (9) Connector



# VGA (9)

VGA=Video Graphics Adapter or Video Graphics Array. Videotype: Analogue.





(At the videocard)

(At the monitor cable)

9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

Pin	Nam	Di	Description
1	e RED	r	Red Video
2	GRE EN		Green Video
3	BLU		Blue Video
4	HSY NC		Horizontal Sync
5	VSY NC		Vertical Sync
6	RGN D		Red Ground
7	GGN D		Green Ground
8	BGN D		Blue Ground




Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>

Source: ?

#### **CGA** Connector



## CGA

CGA=Color Graphics Adapter. Videotype: TTL, 16 colors. Also known as IBM RGBI.





(At the monitor cable)

(At the videocard)


9 PIN D-SUB FEMALE at the videocard.9 PIN D-SUB MALE at the monitor cable.

- Pin Nam Description
  - е
- 1 GND Ground
- 2 GND Ground
- 3 R Red
- 4 G Green
- 5 B Blue
- 6 I Intensity
- 7 RES Reserved
- 8 HSY Horizontal
  - NC Sync
- 9 VSY Vertical NC Sync

Contributor: Joakim Ögren

Source: ?

#### **EGA** Connector



# EGA

EGA=Enhanced Graphics Adapter. Videotype: TTL, 16/64 colors.



CONNECTOR

(At the videocard)

(At the monitor cable)

9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

- Pin Na Description me
- 1 GN Ground
- D
- 2 SR Secondary Red
- 3 PR Primary Red
- 4 PG Primary Green
- 5 PB Primary Blue
- 6 SG/I Secondary Green / Intensity
- 7 SB Secondary Blue
- 8 H Horizontal Sync
- 9 V Vertical Sync

Contributor: <u>Joakim Ögren</u>

Source: ?

#### **PGA** Connector





Videotype: Analogue.



(At the videocard)



(At the monitor cable)

9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

#### Pin Nam Description

- е
- 1 R Red
- 2 G Green
- 3 B Blue
- 4 CSY Composite NC Sync
- 5 MOD Mode Control E
- 6 RGN Red Ground D
- 7 GGN Green D Ground
- 8 BGN Blue Ground D
- 9 GND Ground

Contributor: Joakim Ögren

Source: ?

#### **MDA (Hercules) Connector**



**MDA (Hercules)** 



(At the videocard)

(At the monitor cable)



9 PIN D-SUB FEMALE at the videocard. 9 PIN D-SUB MALE at the monitor cable.

- Pin Na Description me 1 GN Ground
- . O.
- 2 GN Ground D
- 3 n/c
- 4 n/c
- 5 n/c
- 6 I Intensity
- 7 M Mono Video
- 8 H Horizontal
- 9 V Vertical
  - Sync


Contributor: Joakim Ögren

Source: ?

#### **VESA Feature Connector**



## **VESA** Feature



(At the videocard)

26 PIN IDC at the Video card.

### Pin Nam Description

- е
- 1 PD0 DAC Pixel Data Bit 0 (PB)
- 2 PD1 DAC Pixel Data Bit 1 (PG)
- 3 PD2 DAC Pixel Data Bit 2 (PR)
- 4 PD3 DAC Pixel Data Bit 3 (PI)
- 5 PD4 DAC Pixel Data Bit 4 (SB)
- 6 PD5 DAC Pixel Data Bit 5 (SG)
- 7 PD6 DAC Pixel Data Bit 6 (SR)
- 8 PD7 DAC Pixel Data Bit 7 (SI)
- 9 CLK DAC Clock
- 10 BLK DAC Blanking
- 11 HSY Horizontal Sync NC
- 12 VSY Vertical Sync NC


13	GND	Ground	
14	GND	Ground	
15	GND	Ground	
16	GND	Ground	
17		Select Internal Video	
18		Select Internal Sync	
19		Select Internal Dot	
		Clock	
20	n/c	Not used	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	n/c	Not used	
26	n/c	Not used	
Contributor: <u>Joakim Ögren</u>			

Source: ?


#### **Macintosh Video Connector**




### **Macintosh Video**




<sup>15</sup> <sup>9</sup> (At the Computer) 15 PIN D-SUB FEMALE at the Computer.






Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u> Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u> Please send any comments to <u>Joakim Ögren</u>.

#### **Amiga Video Connector**





Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren


Source: Amiga 4000 User's Guide from Commodore

#### Amiga 1000 RF Monitor Connector



## Amiga 1000 RF Monitor

<sup>4</sup> <sup>5</sup> <sup>6</sup> <sup>8</sup> <sup>7</sup> (At the computer) <sup>8</sup> PIN DIN "C" FEMALE at the computer. **Pin Name Di Description** 




Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>

Source: ?

#### **CDTV Video Slot Connector**



16 CSYN Horizontal Sync (in to video card)

С

- 17 HSYN Composite Sync (in to video card)
- С
- 18 BCSYN Buffered Composite Sync (out from video card) C
- 19 GND Video Ground
- 20 AUDR Audio Right Output (from computer to RF modulator)
- 21 DGND Digital Ground
- 22 AUDL Audio Left Output (from computer to RF modulator)
- 23 -12V -12 VDC (can be -5 VDC instead)
- 24 DGND Digital Ground
- 25 +12V +12 VDC
- 26 /CD/TV CD/TV button. (Low=CDTV video on RF, High=Antenna)
- 27 VCC +5 VDC
- 28 /CCK 3.58 MHz color clock (C1 clock)
- 29 GND Video Ground
- 30 VCC +5 VDC


Note: Used for RF-modulator usually.

Contributor: Joakim Ögren

Source: Darren Ewaniuk's CDTV Technical Information


This is the URL for the WWW page: http://nyquist.ee.ualberta.ca/~ewaniu/cdtv/cdtv-technical.html Open this address in your WWW browser.

#### **PlayStation A/V Connector**



## **PlayStation A/V**

Availble on the Sony PlayStation Videogame.





(At the PlayStation)

12 PIN ?? at the PlayStation.

Pin	Na	Description
	me	
1	GN	Ground
	D	


- 2 RT Right Audio
- 3 GN Ground
- D
- 4 LT Left Audio
- 5 Y S-Video Y
- 6 SYN Composite
  - C Sync
- 7 C S-Video C
- 8 VG Video
  - ND Ground
- 9 B Blue
- 10 +5V +5 VDC
- 11 R Red
- 12 G Green

Contributor: Lawrence Wright

Source: Sony PlayStation A/V Pinout

This is the URL for the WWW page: http://www.gamesx.com/psxav.htm Open this address in your WWW browser.

#### Commodore 1084 & 1084S (Analog) Connector



### Commodore 1084 & 1084S (Analog)



(At the Monitor)

6 PIN DIN FEMALE at the Monitor.

#### Pin Nam Description


- е
- 1 G Green
- 2 HSY Horizontal
  - NC Sync
- 3 GND Ground
- 4 R Red
- 5 B Blue
- 6 VSY Vertical
  - NC Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084 page

This is the URL for the WWW page: http://www.interlog.com/~gscott/t-1084.html Open this address in your WWW browser.

#### Commodore 1084 & 1084S (Digital) Connector



### Commodore 1084 & 1084S (Digital)

5 ••• •Ì3 (At the Monitor) 8 8 PIN DIN 'C' FEMALE at the Monitor. **Pin Nam Description** е n/c 1 Not connected 2 Red R 3 G Green 4 В Blue 5 Intensity 6 GND Ground HSY Horizontal 7 NC Sync

8 VSY Vertical NC Sync

Contributor: Joakim Ögren

Source: National Amiga's C1084 page

#### Commodore 1084d & 1084dS Connector



### Commodore 1084d & 1084dS

CONNECTOR

(At the Monitor)

9 PIN D-SUB FEMALE at the Monitor.

Pin	Nam	Analog	Digital
	е	Mode	Mode
1	GND	Ground	Ground
2	GND	Ground	Ground
3	R	Red	Red
4	G	Green	Green
5	В	Blue	Blue
6	1	n/c	Intensity
7	CSY	Composite	n/c
	NS	Sync	
8	HSY	n/c	Horizontal
	NC		Sync
9	VSY	n/c	Vertical
	NC		Sync

Contributor: <u>Joakim Ögren</u>

Source: National Amiga's C1084d page

This is the URL for the WWW page: http://www.interlog.com/~gscott/t-1084d.html Open this address in your WWW browser.

#### Atari Jaguar A/V Connector




		Sync
6B	?	?
7B	LGND	Luminance Ground
8B	LUM	Luminance
9B	GND	Ground
10B	CVBSGND	Composite Video
		Ground
11B	CVBS	Composite Video
12B	?	?

Contributor: Joakim Ögren

Source: Scooping out Jaguar RGB by <u>Duncan Brown</u> in <u>Atari Explorer Online Vol.3 Issue 6</u>

This the e-mail address: BROWN\_DU@Eisner.DECUS.Org Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.redsun.net/jaguar/aeo/aeo\_0306.txt Open this address in your WWW browser.

#### **SNES Video Connector**



# **SNES Video**

#### Available on the Nintendo SNES.

+-							+
	11	9	7	5	3	1	
	12	10	8	6	4	2	
+-							+



(At the SNES)

UNKNOWN CONNECTOR at the SNES.

### Pin Nam Description

- е
- 1 R Red (Requires 200 uF in series)
- 2 G Green (Requires 200 uF in series)
- 3 CSY Composite Sync
- NC
- 4 B Blue (Requires 200 uF in series)
- 5 GND Ground
- 6 GND Ground
- 7 Y S-Video Y
- 8 C S-Video C
- 9 CVB Composite Video (NTSC)
  - S
- 10 +5V +5 VDC
- 11 L+R Left+Right Audio (Mono)
- 12 L-R Left-Right Audio (Used to calculate Stereo)

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout from Radio Electronics April 1992

This is the URL for the WWW page:

http://www.lib.ox.ac.uk/internet/news/faq/archive/games.video-games.faq.part3.html Open this address in your WWW browser.

### NeoGeo Audio/Video Connector



# NeoGeo Audio/Video


Available on the NeoGeo videogame.



(At the Computer)

8 PIN DIN (DIN45326) FEMALE at the Computer.


#### Pin Nam Di Description



Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u>, <u>Enzo</u>, <u>Steffen Kupfer</u> Source: ?

This the e-mail address: enzo@gaianet.net Choose this address in your e-mail reader. This the e-mail address: Steffen\_Kupfer@compuserve.com Choose this address in your e-mail reader.

## **Amstrad CPC6128 Monitor Connector**



# **Amstrad CPC6128 Monitor**



(At the computer)

6 PIN DIN (DIN45322) FEMALE at the computer.


#### Pin Nam e 1 RED 2 GRE EN 3 BLU E 4 SYN

- C
- 5 GND
- 6 LUM

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

### **Amstrad CPC6128 Plus Monitor Connector**



## **Amstrad CPC6128 Plus Monitor**




(At the computer)

8 PIN MINI-DIN FEMALE at the computer.

Pin Nam Di Description е r NSY Sync? 1 NC GRE 2 Green ΕN 3 LUM Lumninace 4 RED Red 5 BLU Blue Е AOL Audio Output 6 Left Audio Output 7 AOR Right 8 GND Ground


Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u>, <u>Colin Gaunt</u> Source: Amstrad 6128 Plus Home Computer Manual Please send any comments to <u>Joakim Ögren</u>. This the e-mail address: c.gaunt@c-gaunt.prestel.co.uk Choose this address in your e-mail reader.

### Atari ST Monitor Connector



Source: ?

#### Sun Video Connector



# **Sun Video**

5 G B R 1

00000 00000 10 (At the Computer) 6 13 PIN 13W3 FEMALE at the Computer. **Description** Pin Name GND Ground\* 1 2 VSYNC Vertical Sync\* 3 Sense #2 SENSE2 SENSEGN Sense Ground 4 D

- **CSYNC** Composite 5 Sync
- **HSYNC** Horizontal 6 Sync\*
- Ground\* 7 GND
- SENSE1 8 Sense #1 SENSE0 Sense #0 9
- 10 CGND Composite
- Ground
- R RED Red
- Green/Gray **GREEN**/ G GRAY
- В BLUE Blue

\*) Considered obsolete, may not be connected.

Monitor-sense bits defined as:

Valu	Bit	Bit	Bit	Resolution
е	2	1	0	
0	0	0	0	?

1	0	0	1	Reserved
2	0	1	0	1280 x 1024 76Hz
3	0	1	1	1152 x 900 66Hz
4	1	0	0	1152 x 900 76Hz 19"
5	1	0	1	Reserved
6	1	1	0	1152 x 900 76Hz 16-17"
7	1	1	1	No monitor connected


See <u>http://cvs.anu.edu.au:80/monitorconversion/</u> and <u>http://rugmd0.chem.rug.nl/~everdij/hitachi.html</u> for info on attaching old workstation monitors to VGA boards.

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>


This is the URL for the WWW page: http://cvs.anu.edu.au:80/monitorconversion/ Open this address in your WWW browser. This is the URL for the WWW page: http://rugmd0.chem.rug.nl/~everdij/hitachi.html Open this address in your WWW browser.

## ZX Spectrum 128 RGB Connector



# ZX Spectrun 128 RGB

Can be found at the Sinclair ZX Spectrum 128.





<sup>7</sup> <sup>8</sup> <sup>6</sup> (At the monitor cable) 8 PIN DIN (DIN45326) FEMALE at the computer. 8 PIN DIN (DIN45326) MALE at the monitor cable.


## Pin Nam Di Description

	е	r	
1	CVB		Composite Video (PAL, 75 ohms, 1.2V
	S		p-p)
2	GND		Ground
3	BOU		Bright Output
	Т		
4	CSY		Composite Sync
	NC		
5	VSY		Vertical Sync
	NC		
6	G		Green
7	R		Red
8	В		Blue

Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u> Source: <u>Online ZX Spectrum 128 Manual Page 3</u> Please send any comments to <u>Joakim Ögren</u>. This is the URL for the WWW page:

http://users.ox.ac.uk/~uzdm0006/Damien/speccy/128manua/sp128p03.html Open this address in your WWW browser.

#### 3b1/7300 Video Connector



## 3b1/7300 Video

2 12

<sup>1</sup> <sup>11</sup> (At the computer) 12 PIN IDC MALE at the computer.

## Pin Nam Description


- е
- 1 VSY Vertical
  - NC Sync
- 2 GND Ground
- 3 HSY Horizontal NC Sync
- 4 GND Ground
- 5 VIDE Video O
- 6 GND Ground
- 7 +12V +12 VDC
- 8 GND Ground
- 9 +12V +12 VDC
- 10 SPK Speaker
- 11 SPK Speaker
- 12 ? ?

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

#### **CM-8/CoCo RGB Connector**

(At the CoCo)



# CM-8/CoCo RGB

Available on the Tandy/Radio Shack Color Computer (CoCo).

+----+ | 1 3 5 7 9 | | 2 4 8 10|

CONNECTOR

UNKNOWN CONNECTOR at the CoCo.

## Pin Nam Description


- е
- 1 GND Ground
- 2 GND Ground
- 3 R Red
- 4 G Green
- 5 B Blue
- 6 KEY No Pin
- 7 AUDI Audio
- 0
- 8 HSY Horizontal
  - NC Sync
- 9 VSY Vertical NC Sync
- 10 n/c No Connection

Contributor: <u>Joakim Ögren</u>

Source: <u>Tandy Color Computer FAQ</u> at <u>Video Game Advantage's homepage</u>

This is the URL for the WWW page: http://www.io.com/~vga2000/faqs/coco.faq Open this address in your WWW browser. This is the URL for the WWW page: http://www.io.com/~vga2000/ Open this address in your WWW browser.

#### AT&T 53D410 Connector



# AT&T 53D410



(At the computer)

25 PIN D-SUB ??? at the computer.

Pin	Nam	Description
	е	
1	<b>e</b> ?	?
2	VSY	Vertical
	NC	Sync
3	HSY	Horizontal
	NC	Sync
4	?	?
5	VIDE	Video
-	0	
6	?	?
6 7	?	?
	?	?
8 9	O ? ? ? ? ? ? ?	? ? ? ? ? ?
10	?	?
11	?	?
12	?	?
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	?	?
17	?	?
18	?	?
19	GND GND ? ? ? ? ?	Ground ? ? ? ? ?
20	: ?	· 2
20	:	:

21	?	?
22	?	?
23	?	?
24	?	?
25	?	?

Contributor: <u>Joakim Ögren</u>

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

### AT&T 6300 Taxan Monitor Connector



# AT&T 6300 Taxan Monitor



(At the Monitor)


8 PIN DIN (DIN45326) FEMALE at the Monitor.

Pin	Name	Description
1	TEXT	Special TEXT signal (??)
2	R	Red
3	G	Green
4	В	Blue
5	1	Intensity
6	GND	Signal Ground
7	HSYNC/	Horizontal or Composite
	CSYNC	Sync
8	VSYNC	Vertical Sync
Cont	ihutom looking Öomo	_

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

### AT&T PC6300 Connector



# AT&T PC6300



(At the computer)

25 PIN D-SUB ??? at the computer.

25 F	IN D-SUB ?	?? at the compute
Pin	Name	Description
1	HSYNC	Horizontal
		Sync
2 3	ID0	Monitor ID 0
3	VSYNC	Vertical
		Sync
4	R	Red
5	G	Green
6	В	Blue
8	n/c	Not
		connected
9	n/c	Not
		connected
10	ID1	Monitor ID 1
11	MODE0	Mode 0
12	n/c	Not
		connected
13	1	Degauss
	DEGAU	
	SS	
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	GND	Ground


19	GND	Ground
20	GND	Ground
21	GND	Ground
22	n/c	Not
		connected
23	n/c	Not
		connected
24	+15V	+15 VDC
25	+15V	+15 VDC

Monochrome monitor: ID0 and ID1 are open Color monitor: ID0 is 0, and ID1 is 1, probably 5V, not 15V

Contributor: Joakim Ögren

Source: <u>Tommy's pinout Collection</u> by <u>Tommy Johnson</u>

#### Vic 20 Video Connector



Vic 20 Video

(At the computer)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the Computer. 5 PIN DIN 180° (DIN41524) MALE at the Cable.


Pin	Na	Di	Description
	me	r	
1	+6V		+6 VDC (10 mA max)
2	GN D		Ground
3	AUD		Audio
	IO		
4	VLO		Video Low
	W		(Unconnected ?)
5	VHI		Video High
	GH		

Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u> Source: <u>CBM Memorial Page Pinouts</u>

#### C64 Audio/Video Connector



# C64 Audio/Video






(At the cable) 5 PIN DIN 180° (DIN41524) FEMALE at the Computer.

5 PIN DIN 180° (DIN41524) MALE at the Cable.

Pin	Na	Di	Descripti
	me	r	on
1	LUM		Luminanc
			е
2	GN		Ground
	D		
3	AO		Audio Out
	UT		
4	VO		Video Out
	UT		
5	AIN		Audio In

Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u> Source: ?

#### **C65 Video Connector**




# C65 Video

Available on the Commodore C65 computer.

CONNECTOR


(At the Computer)

9 PIN D-SUB MALE at the Computer.



Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u> Source: <u>CBM Memorial Page Pinouts</u> Please send any comments to <u>Joakim Ögren</u>.

### C128 RGBI Connector




# C128 RGBI



(At the Computer)

9 PIN D-SUB FEMALE at the Computer.




Note: Direction is Computer relative Monitor.

Contributor: Joakim Ögren

Source: Usenet posting in comp.sys.cbm, <u>C128 screen cables</u> by <u>Marko Makela</u>

This the e-mail address: msmakela@cc.helsinki.fi Choose this address in your e-mail reader.

### C128/C64C Video Connector



### C128/C64C Video

Seems to be available on the C128 and the C64C (white colour). Compatible with cables for the 5 pin D-SUB on C64's.

(At the Computer)




8 PIN DIN (DIN45326) FEMALE at the Computer.

Pin	Na	Di	Description
	me	r	
1	LUM		Luminance (monochrome video)
2	GN		Ground
	D		
3	AO		Audio out
	UT		
4	VO		Composite Video out
	UT		
5	AIN		Audio in (into the SID chip)
6	n/c	-	Not connected
7	n/c	-	Not connected
8	С		Chroma

Note: Direction is Computer relative Monitor. Contributor: <u>Joakim Ögren</u> Source: <u>CBM Memorial Page Pinouts</u>

### C16/C116/+4 Audio/Video Connector




Note: Direction is Computer relative Monitor.

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u>

Sources: <u>CBM Memorial Page Pinouts</u> Sources: SAMS Computerfacts CC8 Commodore 16.

#### **CBM 1902A Connector**



### **CBM 1902A**

Available on the Commodore CBM 1902A monitor.



(At the Monitor)

6 PIN DIN FEMALE at the Monitor.

Pin	Na	Di	Di Descriptio	
	me	r	n	
1	n/c	-	Not	
			connected	
2	AUD		Audio	
	Ю			
3	GN		Ground	
	D			
4	С		Chroma	
5	n/c	_	Not	
			connected	
6	L		Luminance	

Note: Direction is Monitor relative Computer.

Contributor: Joakim Ögren

Source: <u>comp.sys.cbm General FAQ v3.1 Part 7</u>

This is the URL for the WWW page:

http://www.lib.ox.ac.uk/internet/news/faq/archive/cbm-main-faq.3.1.p7.html Open this address in your WWW browser.

#### Spectravideo SVI318/328 Audio/Video Connector



### Spectravideo SVI318/328 Audio/Video



(At the computer) 5 PIN DIN 180° (DIN41524) FEMALE at the computer.


#### Pin Nam Description

- е
- 1 +5v Power
- 2 GND System ground
- 3 AUDI Audio out O
- 4 VIDE Composite Video
- O out
- 5 RF RF Video out VID

Contributor: Rob Gill

Source: Spectravideo SVI 328 mk II User Manual


#### **PC Gameport Connector**




**PC Gameport** 




(At the computer)



<sup>9</sup> <sup>15</sup> (At the joystick cable)
15 PIN D-SUB FEMALE at the computer.
15 PIN D-SUB MALE at the joystick cable.






*Note: Direction is Computer relative Joystick. Note: Use 100kohm resistor.* 

Contributor: Joakim Ögren

Source: ?

### PC Gameport+MIDI Connector




## PC Gameport+MIDI


Some soundcards have some MIDI signals included in their Gameport. Ground and VCC has been used for this.



(At the joystick cable) 15 PIN D-SUB FEMALE at the computer. 15 PIN D-SUB MALE at the joystick cable. **Pin Name Di Descriptio** 

8






Note: Direction is Computer relative Joystick. Note: Use 100 kohm resistor.

Contributor: Joakim Ögren

Source: ?

### Amiga Mouse/Joy Connector



# 9 BUTTON 2(R) BUTTON BUTTON 2 PotY 2




Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

### **C64 Control Port Connector**



### **C64 Control Port**



(At the computer)




(At the joystick cable)

9 PIN D-SUB MALE at the computer.9 PIN D-SUB FEMALE at the joystick cable.

### **Control Port 1**

Pin	Name	Di Commen
1	JOYA0	r t
2	JOYA1	
3	JOYA2	
4	JOYA4	i i i
5	POT AY	
6	BUTTON A/LP	Ż
7	+5V	50 mA
8	GND	max




Note: Direction is Computer relative Device. Note: Pot is a linear 470 kOhm (±10 %)

Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u> Sources: Amiga 4000 User's Guide from Commodore Sources: Commodore 64 Programmer's Reference Guide

### C16/C116/+4 Joystick Connector

(At the computer)




### C16/C116/+4 Joystick

Available on the Commodore C16, C116 and +4 computers.


CONNECTOR

8 PIN MINI-DIN FEMALE at the computer.

#### **Joystick 1** Pin Name **Di Comment JOYA0** 1 JOYA1 2 3 JOYA2 4 JOYA3 +5VDC 5 **BUTTON A** 6 7 GND 8 COMMON Is connected to DATA2 thru a ? Α? buffer. **Joystick 2** Pin Name **Di Comment** r



### **MSX Joystick Connector**






Note: Direction is Computer relative Joystick.

Warning: Pin 5 is +5V on MSX and Mouse Button 2 on Amiga. Since Amiga mousebutton is active low, connecting an Amiga mouse to a MSX and pressing mousebutton 2 will shortcut the supply voltage.

Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

### SGI Mouse (Model 021-0004-002) Connector




Note: Direction is Computer relative Mouse.

Contributor: <u>Joakim Ögren</u>

Source: Tommy's pinout Collection by Tommy Johnson

#### **Macintosh Mouse Connector**



Note: Direction is Computer relative Mouse. Contributor: <u>Ben Harris</u> Source: Apple Tech Info Library, Article ID: TECHINFO-0001424 Please send any comments to <u>Joakim Ögren</u>.

### Atari Mouse/Joy Connector





(At the computer)



9 PIN D-SUB MALE at the computer.9 PIN D-SUB FEMALE at the mouse/joy cable.Pin Mouse Jovsti Di Comme

Pin	Mouse	Joysti	DI Cor
1	ХВ	<b>ck</b> UP	r nt
2	XA	DOW N	
3	YA	LEFT	
4	YB	RIGH T	
5	n/c	n/c	_
6	LEFTBUTT ON	FIRE	
7	+5V	+5V	
8	GND	GND	
9	RIGHTBUT TON	res	

Note: Direction is Computer relative Device.


(At the mouse/joy cable)

Contributor: Joakim Ögren, Steve & Sally Blair

Source: ?

### **Atari Enhanced Joystick Connector**

(At the computer)




Contributor: Joakim Ögren

Source: Do-It-Yourself Atari Jaguar Controller by Andrew Hague

This is the URL for the WWW page: http://dcpu1.cs.york.ac.uk:6666/~andrew/atari/DIYjoypad.txt Open this address in your WWW browser. This the e-mail address: andrew@minster.york.ac.uk Choose this address in your e-mail reader.

### Atari 2600 Joystick Connector




*Note: Direction is Computer relative Joystick. Note: Connect Direction/Button to Ground for action.* 

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ, Pinout by Greg Alt

This is the URL for the WWW page: http://www.dhp.com/~sloppy/files/classic/atari/atari.faq Open this address in your WWW browser. This the e-mail address: galt@cs.utah.edu Choose this address in your e-mail reader.

### Atari 5200 Joystick Connector



### Atari 5200 Joystick



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

### **Pin Description**


- 1 Keypad -- right column
- 2 Keypad -- middle column
- 3 Keypad -- left column
- 4 Start, Pause, and Reset common
- 5 Keypad -- third row and Reset
- 6 Keypad -- second row and Pause
- 7 Keypad -- top row and Start
- 8 Keypad -- bottom row
- 9 Pot common
- 10 Horizontal pot (POT0, 2, 4, 6)
- 11 Vertical pot (POT1, 3, 5, 7)
- 12 5 volts DC
- 13 Bottom side buttons (TRIG0, 1, 2, 3)
- 14 Top side buttons
- 15 0 volts -- ground

Contributor: Joakim Ögren, Eric Parent

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

This the e-mail address: eparent@equinox.shaysnet.com Choose this address in your e-mail reader.

### Atari 7800 Joystick Connector




Note: Direction is Computer relative Joystick. Note: Connect Direction and Button(L/R) to Ground for action. And Both Button to Button L and Button R for action.


Contributor: Joakim Ögren


Source: Classic Atari 2600/5200/7800 Game Systems FAQ

### **Amstrad Digital Joystick Connector**



### Pin Nam Di Descriptio





Note: Direction is Computer relative Joystick.

Contributor: Joakim Ögren, Colin Gaunt, Agnello Guarracino

Source: Amstrad 6128 Plus Home Computer Manual Source: Amstrad CPC6128 User Instructions Manual

### **NeoGeo Joystick Connector**

(At the Computer)





# **NeoGeo Joystick**

Available on the NeoGeo videogame.




14 PIN CANNON (2 ROWS) ?? at the Computer. Could anyone please tell me what kind of connector it has. Pin Name Di Description





Note: Direction is Computer relative Joystick. Contributor: <u>Joakim Ögren</u>, <u>Enzo</u> Source: ?

### Keyboard (5 PC) Connector




# Keyboard (5 PC)


· ·	· · /	EMALE at the computer.
		-
e CLO CK	<b>n</b> Clock	CLK/CTS, Open-collector
DATA	Data	RxD/TxD/RTS, Open-collector
n/c	Not connected	Reset on some very old keyboards.
-		
	N DIN 18 Nam e CLO CK DATA n/c GND	CLO Clock CK DATA Data n/c Not

Contributor: Joakim Ögren

Source: ?

### Keyboard (6 PC) Connector






Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Gilles Ries

Source: ?

### **Keyboard (XT) Connector**



# **Keyboard (XT)**

<del>ک</del>ہ 3 (At the computer) 5 PIN DIN 180° (DIN41524) FEMALE at the computer. Pin Nam Descripti Technical е on CLK Clock CLK/CTS, Open-1 collector RxD, Open-collector

- 2 DATA Data
- 3 Reset / RES ET
- GND Ground 4
- 5 VCC +5 VDC

Contributor: Joakim Ögren

Source: ?

### Keyboard (5 Amiga) Connector



## Keyboard (5 Amiga)



5 PIN DIN 180° (DIN41524) FEMALE (A1000/A2000/A3000) at the computer.

Pin	A100	A2000/
	0	A3000
1	+5	KCLK
	Volts	
2	CLO	KDAT
	CK	
3	DATA	n/c
4	GND	GND

5 n/c +5 Volts

Contributor: Joakim Ögren , Rob Gill

Source: ?


### Keyboard (6 Amiga) Connector



## Keyboard (6 Amiga)



6 PIN MINI-DIN FEMALE (PS/2 STYLE) (A4000/CD32/CDTV) at the computer.




Contributor: Joakim Ögren, Dirk Duesterberg

Source: Amiga 4000 User's Guide from Commodore

This the e-mail address: duesterb@unixserv.rz.fh-hannover.de Choose this address in your e-mail reader.

### Keyboard (Amiga CD32) Connector




Note: Direction is Computer relative Keyboard.

Contributor: Joakim Ögren, Dirk Duesterberg

Source: CD32 keyboard port info, usenet posting by Klaus Hegemann.

This the e-mail address: Klaus\_Hegemann@punk.fido.de Choose this address in your e-mail reader.


#### **Macintosh Keyboard Connector**



Contributor: Ben Harris

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

### AT&T 6300 Keyboard Connector



### AT&T 6300 Keyboard



(At the Computer)


9 PIN D-SUB ??? at the Computer.

Pin	Nam	Descriptio	
	е	n	
1	DATA	Data	
2	CLO	Clock	
	CK		
3	GND	Ground	
4	GND	Ground	
5	+12V	+12 VDC	
6	n/c	Not	
		connected	
7	n/c	Not	
		connected	
8	n/c	Not	
		connected	
9	n/c	Not	
		connected	
Contributor: Joskim Öaren			


Contributor: Joakim Ögren


Source: Tommy's pinout Collection by Tommy Johnson

### Internal Diskdrive Connector



### **Internal Diskdrive**





Note: Direction is Computer relative Diskdrive. Note: All odd pins are GND, Ground.

Note: Can be an Edge-connector on old PC's.

Contributor: Joakim Ögren

Source: ?

### 8" Floppy Diskdrive Connector




## 8" Floppy Diskdrive




(At the computer)

50 PIN EDGE or IDC at the computer ??.

### Pin Name Di Description






Note: Direction is Computer relative Diskdrive. Note: All odd pins are GND, Ground.

Contributor: Joakim Ögren, Dennis Painter

Source: ?

This the e-mail address: dwp@rocketmail.com Choose this address in your e-mail reader.

### Amiga External Diskdrive Connector




	DRE	С	
11	S / CHN G		Disk Removed From Drive-Latched Low
12	45V		+5 Volts DC (250 mA max)
13	/SIDE		Select Disk Side (0=Upper, 1=Lower)
14	/ WPR O		Disk is Write Protected
15	•		Drive Head position over Track 0
16	/ DKW E	-	Disk Write Enable
17	_		Disk Write Data
18	/ STEP		Step the Head-Pulse, First low, then
19		0	Select Head Direction (0=Inner, 1=Outer)
20	/ SEL3	0	Select Drive 3
21		0	Select Drive 1
22	/ INDE X	0	Disk Index Pulse
23	+12V		+12 Volts DC (160 mA max, 540 mA surge
Note	e: Directio	on is	<i>Computer relative Diskdrive.</i>

Contributor: <u>Joakim Ögren</u>

Source: Amiga 4000 User's Guide from Commodore

### **MSX External Diskdrive Connector**



ECT 12 READDATA	Data read from diskette.
13 / SIDESELECT	Side Select (0=Side 1, 1=Side 0)
14 +12V	+12 VDC
15 +12V	+12 VDC
16 +5V	+5 VDC
17 /DSEL1	Select Drive 0
18 /MOTOR	Motor On
19 READY	Ready
20 GND	Ground
21 GND	Ground
22 GND	Ground
23 GND	Ground
24 GND	Ground
25 GND	Ground

Note: Direction is Computer relative Diskdrive. Contributor: <u>Joakim Ögren</u> Source: <u>Mayer's SV738 X'press I/O map</u> Please send any comments to <u>Joakim Ögren</u>.

### Amstrad CPC6128 Diskdrive 2 Connector



### Amstrad CPC6128 Diskdrive 2

<sup>2</sup> <sup>34</sup> <sup>1</sup> <sup>33</sup> (At the computer) <sup>34</sup> <sup>33</sup> (At the computer)

#### Pin Name

- 1 READY
- 2 GND
- 3 SIDE 1 SELECT
- 4 GND
- 5 READ DATA
- 6 GND
- 7 WRITE PROTECT
- 8 GND
- 9 TRACK 0
- 10 GND
- 11 WRITE GATE
- 12 GND
- 13 WRITE DATA
- 14 GND
- 15 STEP
- 16 GND
- 17 DIRECTION SELECT
- 18 GND
- 19 MOTOR ON
- 20 GND
- 21 n/c
- 22 GND


#### 23 DRIVE SELECT

- 1
- 24 GND
- 25 n/c
- 26 GND
- 27 INDEX
- 28 GND
- 29 n/c
- 30 GND
- 31 n/c
- 32 GND
- 33 n/c
- 34 GND

Contributor: Joakim Ögren, Agnello Guarracino

Source: Amstrad CPC6128 User Instructions Manual

### Amstrad CPC6128 Plus External Diskdrive Connector




### **Amstrad CPC6128 Plus External Diskdrive**



(At the Computer)

36 PIN D-SUB MALE at the Computer.

Pin	Name		Descriptio
			n
1	n/c	-	Not
-			connected
3	n/c	-	Not
-			connected
5	n/c	-	Not
7		0	connected
7	NINDE X	?	
9	∧ n/c	_	Not
5	11/0		connected
11	NDSE	?	Connected
	L1	-	
13	n/c	-	Not
			connected
15	NMOT	?	
	OR		
17	NDSE	?	
	L	P.L. IN MILLING MAY	
19	NSTE	C	Step head
<b>•</b> •	P		
21	NWDA	C	Write Data
	TA		




Note: All even pins are GND, Ground.

Contributor: Joakim Ögren, Colin Gaunt

Source: Amstrad 6128 Plus Home Computer Manual

### **Macintosh External Drive Connector**




11	CA0	?	Control line to send commands to the drive	
12	CA1	?	Control line to send commands to the drive	
13	CA2	?	Control line to send commands to the drive	
14	LST RB	?	Control line to send commands to the drive	
15		?	Turns on the ability to write data to the drive	
16	eq- HdS el	?	Control line to send commands to the drive	
17	Enbl 2-	?	Enables the Rd line (else Rd is tristated)	
18	_ Rd		Data actually read from the drive	
19	Wr		Data actually written to the drive	
Note: Direction is Computer relative Diskdrive.				
Contributor: Ben Harris				

Contributor: <u>Ben Harris</u>

Source: Apple Tech Info Library, Article ID: TECHINFO-0001424

### **Atari Floppy Port Connector**




#### 0 14 WP Write Protect

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair


Source: ?

### SCSI Internal (Single-ended) Connector



# SCSI Internal (Single-ended)

SCSI=Small Computer System Interface. Based on an original design by Shugart Associates. SCSI was ratified in 1986.



(At the controller & harddisk)

(At the cable.)


50 PIN IDC MALE at the controller & harddisk. 50 PIN IDC FEMALE at the cable.


Nam	Di	Description
<b>e</b> DB0	r	Data Bus 0
DB1		Data Bus 1
DB2		Data Bus 2
DB3		Data Bus 3
DB4		Data Bus 4
DB5		Data Bus 5
DB6		Data Bus 6
	DB0 DB1 DB2 DB3 DB4 DB5	e r DB0 DB1 DB2 DB3 DB4 DB5

16	DB7	Data Bus 7
18	PARI TY	Data Parity (odd Parity)
20		Ground
22	GND	Ground
24	GND	Ground
26	TMP WR	Termination Power
28		Ground
30	GND	Ground
32	/ATN	Attention
34	GND	Ground
36	/BSY	Busy
38	/ACK	Acknowledge
40	/RST	Reset
42	/MSG	Message
44	/SEL	Select
46	/C/D	Control/Data
48	/REQ	Request
50	/I/O	Input/Output


Note: Direction is Device relative Bus (other Devices). All odd-numbered pins, except pin 25, are connected to ground. Pin 25 is left open. Contributor: <u>Joakim Ögren</u> Source: ?

### **SCSI Internal (Differential) Connector**





29	+ATN	+Attention
30	-ATN	-Attention
31	GND	Ground
32	GND	Ground
33	+BSY	+Bus is busy
34	-BSY	-Bus is busy
35	+ACK	+Acknowledge
36	-ACK	-Acknowledge
37	+RST	+Reset
38	-RST	-Reset
39	+MSG	+Message
40	-MSG	-Message
41	+SEL	+Select
42	-SEL	-Select
43	+C/D	+Control or Data
44	-C/D	-Control or Data
45	+REQ	+Request
46	-REQ	-Request




Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u>, <u>Karsten Wenke</u> Source: ?

## SCSI External Centronics 50 (Single-ended) Connector



## **SCSI External Centronics 50 (Single-ended)**



50 PIN CENTRONICS FEMALE at the controller & devices. 50 PIN CENTRONICS MALE at the cable.

Pin	Nam	Di Description
1- 25	e GND	r Ground
26	DB0	Data Bus 0
27	DB1	Data Bus 1
28	DB2	Data Bus 2
29	DB3	Data Bus 3
30	DB4	Data Bus 4
31	DB5	Data Bus 5
32	DB6	Data Bus 6
		2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2 2 4 1 - 2


33	DB7		Data Bus 7
34	PARI TY		Data Parity (odd Parity)
35	GND		Ground
36	GND		Ground
37	GND		Ground
38	TMP WR		Termination Power
39	GND		Ground
40	GND		Ground
41	/ATN		Attention
42 43	n/c /BSY	-	Not connected Busy
44	/ACK		Acknowledge
45	/RST		Reset
46	/MSG		Message
47	/SEL		Select
48	/C/D		Control/Data
49	/REQ		Request
50	/I/O		Input/Output


Note: Direction is Device relative Bus (other Devices).


Contributor: <u>Joakim Ögren</u>


Source: ?

### SCSI External Centronics 50 (Differential) Connector










Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u>, <u>Karsten Wenke</u> Source: ?

## SCSI-II External Hi D-Sub (Single-ended) Connector



# SCSI-II External Hi D-Sub (Single-ended)



(At the controller & devices).



(To the cable).

50 PIN HI-DENSITY D-SUB FEMALE at the controller & devices. 50 PIN HI-DENSITY D-SUB MALE at the cable.

#### Pin Nam Di Description

1- 25	e GND	r	Ground
26	DB0		Data Bus 0
27	DB1		Data Bus 1
28	DB2		Data Bus 2
29	DB3		Data Bus 3
30	DB4		Data Bus 4
31	DB5		Data Bus 5
32	DB6		Data Bus 6


33	DB7		Data Bus 7
34	PARI TY		Data Parity (odd Parity)
35	GND		Ground
36	GND		Ground
37	GND		Ground
38	TMP WR		Termination Power
39	GND		Ground
40	GND		Ground
41	/ATN		Attention
42 43	n/c /BSY	-	Not connected Busy
44	/ACK		Acknowledge
45	/RST		Reset
46	/MSG		Message
47	/SEL		Select
48	/C/D		Control/Data
49	/REQ		Request
50	/I/O		Input/Output

Note: Direction is Device relative Bus (other Devices).


Contributor: <u>Joakim Ögren</u>

Source: ?

## SCSI-II External Hi D-Sub (Differential) Connector



# **SCSI-II External Hi D-Sub (Differential)**



(At the controller & devices).





(To the cable).


50 PIN HI-DENSITY D-SUB FEMALE at the controller & devices. 50 PIN HI-DENSITY D-SUB MALE at the cable.

#### Pin Name Di Description

01	GND	r Ground
02	+DB0	+Data Bus 0
03	+DB1	+Data Bus 1
04	+DB2	+Data Bus 2
05	+DB3	+Data Bus 3
06	+DB4	+Data Bus 4
07	+DB5	+Data Bus 5
08	+DB6	+Data Bus 6








Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u>, <u>Karsten Wenke</u> Source: ?

## SCSI External D-Sub (Future Domain) Connector




9	TMP WR	Termination Power
10	/RST	Reset
11	C/D	Control/Data
12	I/O	Input/Output
13	GND	Ground
14	DB0	Data Bus 0
15	DB2	Data Bus 2
16	DB4	Data Bus 4
17	DB6	Data Bus 6
18	PARI TY	Data Parity
19	GND	Ground
20	/ATN	Attention
21	/MSG	Message
22	/ACK	Acknowledge
23	BSY	Busy
24	/REQ	Request
25	GND	Ground

Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u>

#### Source: TheRef TechTalk

This is the URL for the WWW page: http://theref.c3d.rl.af.mil Open this address in your WWW browser.


## SCSI External D-Sub (PC/Amiga/Mac) Connector



10	DB3	Data Bus 3
11	DB5	Data Bus 5
12	DB6	Data Bus 6
13	DB7	Data Bus 7
14	GND	Ground
15	C/D	Control/Data
16	GND	Ground
17	/ATN	Attention
18	GND	Ground
19	/SEL	Select
20	PARI	Data Parity
21	TY DB1	Data Bus 1
22	DB2	Data Bus 2
23	DB4	Data Bus 4
24	GND	Ground
25	TMP WR	Termination Power
Note	a. Diraction	n is Device relative Rus (oth

Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u> Source: ?

## Novell and Procomp External SCSI Connector




# **Novell and Procomp External SCSI**

This interface is nowadays considered obsolete.


CONNECTOR

37 PIN D-SUB FEMALE at the controller.




(At the controller)

11	GND	Ground
12	GND	Ground
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	GND	Ground
19	TERMP WR	Termination
20	/DB0	Data Bus 0
21	/DB1	Data Bus 1
22	/DB2	Data Bus 2
23	/DB3	Data Bus 3
24	/DB4	Data Bus 4
25	/DB5	Data Bus 5
26	/DB6	Data Bus 6
27	/DB7	Data Bus 7
28	/DBP	Data Bus Parity




Note: Direction is Device relative Bus (other Devices). Contributor: <u>Joakim Ögren</u>, <u>Randy Hoffman</u> Source: Black Box Corporation, FaxBack document for SCSI Please send any comments to <u>Joakim Ögren</u>. This the e-mail address: runtime@borg.pulsenet.com Choose this address in your e-mail reader.

### **IDE Internal Connector**




# **IDE Internal**

IDE=Integrated Drive Electronics. Developed by Compaq and Western Digital. Newer version of IDE goes under the name ATA=AT bus Attachment.





(At the controller & peripherals)




(At the cable)

40 PIN IDC MALE at the controller & peripherals.40 PIN IDC FEMALE at the cable.








Note: Direction is Controller relative Devices (Harddisks).

Contributors: Joakim Ögren, Dan Williams

Source: ?

This the e-mail address: dan\_williams@sunshine.net Choose this address in your e-mail reader.


## **ATA Internal Connector**




# **ATA Internal**

ATA=AT bus Attachment..

Developed by Western Digital, Conner & Seagate ?.



(At the controller & peripherals)




(At the cable)

40 PIN IDC MALE at the controller & peripherals. 40 PIN IDC FEMALE at the cable.

Pin	Name		Description
1	/RESET	r	Reset
2	GND		Ground
3	DD7		Data 7
4	DD8		Data 8
5	DD6		Data 6
6	DD9		Data 9
7	DD5		Data 5

8	DD10	Data 10
9	DD4	Data 4
10	DD11	Data 11
11	DD3	Data 3
12	DD12	Data 12
13	DD2	Data 2
14	DD13	Data 13
15	DD1	Data 1
16	DD14	Data 14
17	DD0	Data 0
18	DD15	Data 15
19	GND	Ground
	KEY - DMARQ GND	- Key (Pin missing) ? DMA Request Ground
23	/DIOW	Write Strobe
24	GND	Ground
25	/DIOR	Read Strobe
26	GND	Ground




Note: Direction is Controller relative Devices (Harddisks).

Contributor: <u>Joakim Ögren</u> , <u>Rob Gill</u>

Source: ?


### ATA (44) Internal Connector



# ATA (44) Internal

ATA=AT bus Attachment.

This connector is mostly used for 2.5" internal harddisks. See  $\underline{ATA}$  for pin 1-40.



Note: Direction is Controller relative Devices (harddisks).

Contributor: Joakim Ögren, Nick Schirmer

Туре

(0=ATA)

Source: ?

44

/

Е

TYP

This the e-mail address: nes@oz.net Choose this address in your e-mail reader.

#### **ESDI** Connector




# ESDI

ESDI=Enhanced Small Device Interface.

Developed by Maxtor in the early 1980's as an upgrade and improvement to the ST506 design.





34 PIN IDC MALE at the Controller.20 PIN IDC MALE at the Controller.34 PIN IDC FEMALE at the Harddisk.20 PIN IDC FEMALE at the Harddisk.

### **Control connector**


#### Pin Na Description

- me
- 2 Head Sel 3
- 4 Head Sel 2
- 6 Write Gate
- 8 Config/Stat Data
- 10 Transfer

	Acknowledge
12	Attention
14	Head Sel 0
16	Sect/Add MK
	Found
18	Head Sel 1
20	Index
22	Ready
24	Transfer Request
26	Drive Sel 1
28	Drive Sel 2
30	Drive Sel 3
32	Read Gate
34	Command Data
Note: All ode	d are GND, Ground.

### Data connector

Pin	Na me	Description
1		Drive Selected
2		Sect/Add MK Found
3		Seek Complete
4		Address Mark Enable
5		(reserved, for step
		mode)
6	GN	Ground
	D	
7		Write Clock+
8		Write Clock-
9		Cartridge Changed
10		Read Ref Clock+
11		Read Ref Clock-
12	GN	Ground
	D	
13		NRZ Write Data+
14		NRZ Write Data-
15	GN	Ground



Contributor: Joakim Ögren

Source: ?

#### ST506/412 Connector




## ST506/412


Developed by Seagate.

Also known as MFM or RLL since these are the encoding methods used to store data. Seagate originally developed it to support their ST506 (5 MB) and ST412 (10 MB) drives.

The first drives used an encoding method called MFM (Modified Frequency Modulation). Later a new encoding method was developed, RLL (Run Length Limited). RLL had the advantage that it was possible to store 50% more with it. But it required better drives. This is almost never an problem. Often called 2,7 RLL because the recording scheme involves patterns with no more than 7 successive zeros and no less than two.







2 20 (At the harddisk)
34 PIN IDC MALE at the Controller.
20 PIN IDC MALE at the Controller.
34 PIN IDC FEMALE at the Harddisk.
20 PIN IDC FEMALE at the Harddisk.

### **Control connector**

- Pin Na Description
- 2 Head Sel 8

4		Head Sel 4	
6		Write Gate	
8		Seek	
		Complete	
10		Track 0	
12		Write Fault	
14		Head Sel 1	
16	RES	(reserved)	
18		Head Sel 2	
20		Index	
22		Ready	
24		Step	
26		Drive Sel 1	
28		Drive Sel 2	
30		Drive Sel 3	
32		Drive Sel 4	
34		Direction In	
Mata			$\sim$

Note: All odd pins are GND, Ground.

### Data connector


Pin		Description
1	me	Drive Selected
2	GN D	Ground
3	RES	(reserved)
4	GN D	Ground
5	RES	(reserved)
6	GN D	Ground
7	RES	(reserved)
8	GN D	Ground
9	RES	(reserved)
10	RES	(reserved)

11	GN D	Ground	
12	GN D	Ground	
13		Write Data+	
14		Write Data-	
15	GN D	Ground	
16	GN D	Ground	
17		Read Data+	
18		Read Data-	
19	GN	Ground	
	D		
20	GN D	Ground	
Contributor: <u>Joakim Ögren</u>			

Source: ?

### **Paravision SX-1 External IDE Connector**

(At the controller)



### **Paravision SX-1 External IDE**

Paravision was formerly Microbotics.



37 PIN D-SUB FEMALE at the controller.

011		
Pin	Name	Description
1	/IDE-	Drive Reset
	RESET	
2	D0	Data bit 0
3	D2	Data bit 2
4	D4	Data bit 4
5	D6	Data bit 6
6	GND	Ground
7	D8	Data bit 8
8	D10	Data bit 10
9	D12	Data bit 12
10	D14	Data bit 14
11	GND	Ground
12	GND	Ground
13	GND	Ground
14	GND	Ground
15	GND	Ground
16	GND	Ground
17	GND	Ground
18	+5V	5V Power
19	+5V	5V Power
20	GND	Ground
21	D1	Data bit 1

22	D3	Data bit 3
23	D5	Data bit 5
24	D7	Data bit 7
25	GND	Ground
26	D9	Data bit 9
27	D11	Data bit 11
28	D13	Data bit 13
29	D15	Data bit 15
30	/IOW	I/O Write
31	/IOR	I/O Read
32	IDE-IRQ	Interrupt
		Request
33	IDE-A2	Address bit 2
34	IDE-A1	Address bit 1
35	IDE-A0	Address bit 0
36	/BICS1	Chip Select 1
37	/BICS0	Chip Select 0
_		0

Contributor: Joakim Ögren

Source: <u>SX-1 External IDE connector</u>, usenet posting by <u>Mike Pinso</u> at Paravision.

This the e-mail address: microbotics1@bix.com Choose this address in your e-mail reader.

#### Mitsumi CD-ROM Connector



### Mitsumi CD-ROM



(at the controller & CD-ROM)



(at the cable.)

40 PIN IDC MALE at the controller & CD-ROM. 40 PIN IDC FEMALE at the cable.

- Pin Na Description me
- 1 A0 Address Bit 0
- 2 GN Ground
- D
- 3 A1 Address Bit 1
- 4 GN Ground D
- 5 n/c Not connected
- 6 GN Ground
- D
- 7 n/c Not connected
- 8 GN Ground D
- 9 n/c Not connected
- 10 GN Ground
- D
- 11 n/c Not connected
- 12 GN Ground D
- 13 INT Interrupt

14	GN D	Ground
15	RE Q	Data request For DMA
16		Ground
17	_	Data Acknowledge For DMA
18	GN D	_
19 20	RE	Read Enable Ground
21	D WE	Write Enable
22	GN D	Ground
23	EN	Bus Enable
24	GN D	Ground
25	DB0	Data Bit 0
26	GN D	Ground
27	DB1	Data Bit 1
28	GN D	Ground
29	DB2	Data Bit 2
30	GN D	Ground
31	DB3	Data Bit 3
32	GN D	Ground
33	DB4	Data Bit 4
34	GN D	Ground
35 36	DB5 GN D	Data Bit 5 Ground


37	DB6	Data Bit 6
38	GN	Ground
	D	
39	DB7	Data Bit 7
40	GN	Ground
	Л	

Contributor: Keith Solomon

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

This the e-mail address: zarathos@thorn.bluedream.com Choose this address in your e-mail reader.

#### Panasonic CD-ROM Connector



## Panasonic CD-ROM



(at the controller & CD-ROM)



(at the cable.)

40 PIN IDC MALE at the controller & CD-ROM. 40 PIN IDC FEMALE at the cable.

- Pin Nam Description
  - е


1

- GND Ground
- 2 RES CD-Reset
- 3 GND Ground
- 4 GND Ground
- 5 GND Ground
- 6 MOD Operation Mode Bit E0 0
- 7 GND Ground
- 8 MOD Operation Mode Bit
- E1 1
- 9 GND Ground
- 10 WRIT CD-Write E
- 11 GND Ground
- 12 REA CD-Read D
- 13 GND Ground
- 14 ST0 CD-Status Bit 0

21 22 23 24 25 26 27 28 29	n/c GND N/c GND ST1 GND ST2 GND S/DE GND S/DE	No Connection Ground No Connection Ground CD-Status Bit 1 Ground CD-Data Enable Ground CD-Status Bit 2 Ground CD-Status/Data Enable Ground CD-Status Bit 3 ground
30 31	GND D7	ground CD-Data 7
	D6	CD-Data 6
33		ground
34 35	D5 D4	CD-Data 5 CD-Data 4
36		CD-Data 3
37	-	ground
38	•••=	CD-Data 2
39	D1	CD-Data 1
40	D0	CD-Data 0
Contributor: Keith Solomon		

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal


#### Sony CD-ROM Connector



## Sony CD-ROM



(at the controller & CD-ROM)



(at the cable.)

34 PIN IDC MALE at the controller & CD-ROM. 34 PIN IDC FEMALE at the cable.

#### Pin Nam Description

- е
- 1 RES Reset
- ET
- 2 GND Ground
- 3 DB7 Data Bit 7
- 4 GND Ground
- 5 DB6 Data Bit 6
- 6 GND Ground
- 7 DB5 Data Bit 5
- 8 GND Ground
- 9 DB4 Data Bit 4
- 10 GND Ground
- 11 DB3 Data Bit 3
- 12 GND Ground
- 13 DB2 Data Bit 2
- 14 GND Ground
- 15 DB1 Data Bit 1
- 16 GND Ground
- 17 DB0 Data Bit 0

- 18 GND Ground
- 19 WE Write Enable
- 20 GND Ground
- 21 RE Read Enable
- 22 GND Ground
- 23 ACK Data Acknowledge For DMA
- 24 GND Ground
- 25 REQ Data Request For DMA
- 26 GND Ground
- 27 INT Interrupt
- 28 GND Ground
- 29 A1 Address Bit 1
- 30 GND Ground
- 31 A0 Address Bit 0
- 32 GND Ground
- 33 EN Bus Enable
- 34 GND Ground

Contributor: Keith Solomon

Source: SoundFX 16-bit Multimedia Kit Hardware Manual from Reveal

#### C64 Cassette Connector



### C64 Cassette



(At the computer)

6 PIN MALE EDGE at the computer.


Pin	Nam	Di	Description
	е	r	
A-1	GND		Ground
B-2	+5V		+5 Volts DC
C-3	МОТ		Cassette
	OR		Motor
D-4	REA		Cassette
	D		Read
E-5	WRIT		Cassette
	E		Write
F-6	SEN		Cassette
	SE		Sense
Mate	. Dine ette	:	

Note: Direction is Computer relative Cassette.

Contributor: Joakim Ögren, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide

#### C16/C116/+4 Cassette Connector




### C16/C116/+4 Cassette

Available on the Commodore C16, C116 and +4 computers.




<sup>2</sup> <sup>(At the computer)</sup> 7 PIN MINI-DIN FEMALE at the computer.

### Pin Nam Di Description



Note: Direction is Computer relative Cassette. Contributor: <u>Joakim Ögren</u>, <u>Arwin Vosselman</u> Source: SAMS Computerfacts CC8 Commodore 16. Please send any comments to <u>Joakim Ögren</u>.

#### **CoCo Cassette Connector**



## CoCo Cassette

Available on the Tandy/Radio Shack Color Computer (CoCo).

CONNECTOR

(At the CoCo)

UNKNOWN CONNECTOR at the CoCo.

Pin Descripti


on

- 1 Motor Relay
- 2 Ground
- 3 Motor Relay
- 4 Signal Input
- 5 Signal Output

Contributor: Joakim Ögren

Source: <u>Tandy Color Computer FAQ</u> at <u>Video Game Advantage's homepage</u>

#### **MSX Cassette Connector**



(At the computer)

(At the cassette cable)




8 PIN DIN (DIN45326) FEMALE at the computer. 8 PIN DIN (DIN45326) MALE at the cassette cable. **Pin Name Di Description** 

1	GND		Ground
2	GND		Ground
3	GND		Ground
4	CMTO UT		Sound Output
5	CMTI N		Sound Input
6	REM+		Remote control (from relay)
7	REM-		Remote control (from relay)
8	GND		Ground
	1	i	

Note: Direction is Computer relative Cassette. Contributor: <u>Joakim Ögren</u>

#### Source: Mayer's SV738 X'press I/O map

#### Spectravideo SVI318/328 Cassette Connector



### Spectravideo SVI318/328 Cassette



(At the computer)

7 PIN FEMALE EDGE CONNECTOR at the computer.

### Pin Nam Description

е

- 1 12v Power 100mA
- 2 CAS Cassette data R read
- 3 CAS Cassette data W write
- 4 AUDI Cassette audio O
- 5 GND System ground
- 6 ME
- 7 REA System Ready DY

Contributor: Rob Gill

Source: SVI mk II user manual

#### Amstrad CPC6128 Tape Connector



### Amstrad CPC6128 Tape



(At the computer)

5 PIN DIN 180° (DIN41524) FEMALE at the computer.

#### Pin Name

- 1 REMOTE SWITCH
- 2 GND
- 3 REMOTE SWITCH
- 4 DATA IN
- 5 DATA OUT

Contributor: Joakim Ögren, Agnello Guarracino


Source: Amstrad CPC6128 User Instructions Manual

#### **30 pin SIMM Connector**



## 30 pin SIMM

SIMM=Single Inline Memory Module.



30 PIN SIMM at the computer.

#### Pin Nam Description

- е
- 1 VCC +5 VDC
- 2 / Column Address
- CAS Strobe
- 3 DQ0 Data 0
- 4 A0 Address 0
- 5 A1 Address 1
- 6 DQ1 Data 1
- 7 A2 Address 2
- 8 A3 Address 3
- 9 GN Ground D
- 10 DQ2 Data 2
- 11 A4 Address 4
- 12 A5 Address 5
- 13 DQ3 Data 3
- 14 A6 Address 6
- 15 A7 Address 7
- 16 DQ4 Data 4
- 17 A8 Address 8

(At the computer)

- 18 A9 Address 9
- 19 A10 Address 10
- 20 DQ5 Data 5
- 21 /WE Write Enable
- 22 GN Ground
- D
- 23 DQ6 Data 6
- 24 A11 Address 11
- 25 DQ7 Data 7
- 26 QP Data Parity Out
- 27 / Row Address RAS Strobe
- 28 / Something CAS Parity ???? P
- 29 DP Data Parity In
- 30 VCC +5 VDC

Note: SIMM above is a 4MBx9.

QP & DP is N/C on SIMMs without parity.

A9 is N/C on 256kB.


A10 is N/C on 256kB & 1MB. A11 is N/C on 256kB, 1MB & 4MB.

Contributor: Joakim Ögren, Helfried Behrendt

Source: <u>comp.sys.ibm.pc.hardware.\* FAQ Part 4</u>, maintained by <u>Ralph Valentino</u>

This the e-mail address: helfried.behrendt@ffm-r1.ffm1.siemens.net Choose this address in your e-mail reader.

#### 72 pin SIMM Connector



(At the computer)

15 16 17 18 19 20 21	A3 A4 A5 A6 A10 DQ4 DQ20	A4 A5 A6 A10 DQ4	Address 3 Address 4 Address 5 Address 6 Address 10 Data 4 Data 20
22 23	DQ5 DQ21	DQ5	Data 5 Data 21
24 25	DQ6 DQ22	DQ6	Data 6 Data 22
26 27	DQ7 DQ23	DQ7	Data 7 Data 23
28 29 30	A7 A11 VCC	A7	Address 7 Address 11 +5 VDC
31 32 33	A8 A9 /RAS3	A8 A9 / RAS 3	Address 8 Address 9 Row Address Strobe 3
34	/RAS2	/ RAS 2	Row Address Strobe 2
35	n/c	_	Parity bit 3 (for the 3rd byte, bits 16-23)
36 37	n/c n/c		Parity bit 1 (for the 1st byte, bits 0-7) Parity bit 2 (for the 2nd byte, bits 8- 15)
38	n/c	PQ4	Parity bit 4 (for the 4th byte, bits 24- 31)
39	VSS	VSS	Ground

40	/CAS0	/ CAS	Column Address Strobe 0
41	/CAS2	0 / CAS	Column Address Strobe 2
42	/CAS3	2 / CAS	Column Address Strobe 3
43	/CAS1	3 / CAS	Column Address Strobe 1
44	/RAS0	1 / RAS	Row Address Strobe 0
45	/RAS1	0 / RAS	Row Address Strobe 1
46	n/c	1 n/o	Not connected
40 47			Read/Write
48		n/c	Not connected
40 49		_	Data 8
49 50	DQ0 DQ24		Data 24
50	DQZ4	4	Dala 24
51	DQ9	-	Data 9
52	DQ25	_	Data 25
02	DQLU	5	
53	DQ10	-	Data 10
		0	
54	DQ26	_	Data 26
		6	
55	DQ11	DQ1 1	Data 11
56	DQ27	-	Data 27
57	DQ12		Data 12

58	DQ28	DQ2 8	Data 28
59	VCC	VC	+5 VDC
60	DQ29	C DQ2 9	Data 29
61	DQ13		Data 13
62	DQ30	DQ3	Data 30
63	DQ14		Data 14
64	DQ31	-	Data 31
65	DQ16	1 DQ1 6	Data 16
67 68 69 70 71	n/c PD1 PD2 PD3 PD4 n/c VSS	n/c PD1 PD2 PD3 PD4 n/c	Not connected Presence Detect 1 Presence Detect 2 Presence Detect 3 Presence Detect 4 Not connected Ground
PD2	PD Siz	е	
-	1 GN 4 0 D MB NC 2 0 MB GN 1 0 D MB NC 8 M cesstim 3 me	r 32 r 16 1B <b>IE:</b> cessti	

GN GN 50, 100 D D ns GN NC 80 ns D NC GN 70 ns D

NC NC 60 ns


Notes: A9 is a N/C on 256k and 512k modules. A10 is a N/C on 256k, 512k, 1M and 4M modules. RAS1/RAS3 are N/C on 256k, 1M and 4M modules.

Contributors: Joakim Ögren, Mark Brown, Karsten Wenke, SOYO Computer Inc

Source: Various productsheets at IBM Memory Products

This the e-mail address: bugman@total.net Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.soyo.com.tw Open this address in your WWW browser. This is the URL for the WWW page: http://www.chips.ibm.com/products/memory/ Open this address in your WWW browser.

#### 72 pin ECC SIMM Connector



19 20 21	DQ9		
23	-	DQ11	Data 11
24	-	DQ12	Data 12
25		DQ13	Data 13
26	DQ1 4	DQ14	Data 14
27	DQ1 5	DQ15	Data 15
28	A7	A7	Address 7
		DQ16	Data 16
30		VCC	+5 VDC
31	A8	A8	Address 8
	A9		Address 9
	n/c		Not connected
34		/RAS1	
35	DQ1 7	DQ17	Data 17
36	DQ1 8	DQ18	Data 18
37	-	DQ19	Data 19
38		DQ20	Data 20
39 40	-	VSS /CAS0	Ground Column Address

	CAS 0		Strobe 0
41 42 43	A10 A11	A10 A11 /CAS1	Address 10 Address 11 Column Address Strobe 1
44	-	/RAS0	Row Address Strobe 0
45	•	/RAS1	Row Address Strobe 1
46	•	DQ21	Data 21
47 48	/WE	/WE /ECC	Read/Write
49	-	DQ22	Data 22
50		DQ23	Data 23
51	-	DQ24	Data 24
52	-	DQ25	Data 25
53		DQ26	Data 26
54	-	DQ27	Data 27
55	-	DQ28	Data 28
56	-	DQ29	Data 29
57		DQ30	Data 30


58	DQ3 1	DQ31	Data 31	
59	VC C	VCC	+5 VDC	
60	DQ3 2	DQ32	Data 32	
61	DQ3 3	DQ33	Data 33	
62	DQ3 4	DQ34	Data 34	
63	DQ3 5	DQ35	Data 35	
64	n/c	DQ36	Data 36	
65	n/c	DQ37	Data 37	
66	n/c	DQ38	Data 38	
67	PD1	PD1	Presence Detect 1	
68	PD2	PD2	Presence Detect 2	
69	PD3	PD3	Presence Detect 3	
70	PD4	PD4	Presence Detect 4	
71	n/c	DQ39	Data 39	
72	VSS	VSS	Ground	

Contributor: <u>Joakim Ögren</u>

Source: Various productsheets at <u>IBM Memory Products</u>

### 72 pin SO DIMM Connector

(At the computer)



# 72 pin SO DIMM

SO DIMM=Small Outline Dual Inline Memory Module

CONNECTOR

72 PIN SO DIMM at the computer.

	Non-		Description
	Parity	ty	
1	VSS	•	Ground
2	DQ0	DQ	Data 0
-		0	
3	DQ1	DQ	Data 1
٨	002	1	Data 2
4	DQ2	DQ 2	Data 2
5	DQ3	DQ	Data 3
•		3	
6	DQ4	DQ	Data 4
		4	
7	DQ5	DQ	Data 5
8	DQ6	5 DQ	Data 6
0	DQO	6	Dala U
9	DQ7	DQ	Data 7
		7	
10	VCC	VC	+5 VDC
	/	С	
11	PD1	PD1	Presence Detect 1
12	A0	A0	Address 0

14 15 16 17 18 19	A1 A2 A3 A4 A5 A6 A10 n/c DQ9	A3 A4 A5 A6 A10	Address 2 Address 3 Address 4 Address 5 Address 6 Address 10 Data 8 (Parity 1)
22	DQ10	DQ 10	Data 10
23	DQ11		Data 11
24	DQ12	DQ 12	Data 12
25	DQ13	DQ 13	Data 13
26	DQ14	DQ 14	Data 14
27	DQ15	DQ 15	Data 15
28	A7		Address 7
	A11		Address 11
30		VC C	
31	A8	A8	Address 8
32	A9	A9	Address 9
33	/RAS3	RA S3	Row Address Strobe 3
34	/RAS2	RA S2	Row Address Strobe 2
35	DQ16	DQ 16	Data 16
36	n/c		Data 17 (Parity 2)
37	DQ18	DQ	Data 18

38	DQ19	18 DQ	Data 19
		19	
39	VSS	VSS	Ground
40	/CAS0	CA	Column Address
		S0	Strobe 0
41	/CAS2	CA	
42	/CAS3	S2 CA	
42	/CA33	S3	
43	/CAS1	CA	
10		S1	
44	/RAS0	RA	Row Address Strobe 0
		S0	
45	/RAS1	RA	Row Address Strobe 1
10		S1	
46		A12	
	/WE	WE	
48	-	A13	
49	DQ20	DQ 20	Data 20
50	DQ21	DQ 21	Data 21
51	DQ22	DQ	Data 22
•		22	
52	DQ23	DQ	Data 23
		23	
53	DQ24	DQ	Data 24
- 4	DOOF	24	
54	DQ25	DQ 25	Data 25
55	n/c		Data 26 (Parity 3)
56	DQ27	6 DQ	Data 27
00		27	
57	DQ28	DQ 28	Data 28


58	DQ29	DQ 29	Data 29
59	DQ31	DQ 31	Data 31
60	DQ30	DQ 30	Data 30
61	VCC	VC C	+5 VDC
62	DQ32	DQ 32	Data 32
63	DQ33	DQ 33	Data 33
64	DQ34	DQ 34	Data 34
65	n/c	-	Data 35 (Parity 4)
66	PD2	-	Presence Detect 2
67	PD3	PD3	
68	PD4	PD4	Presence Detect 4
69	PD5	PD5	Presence Detect 1
70	PD6	PD6	Presence Detect 6
71	PD7	PD7	Presence Detect 7
72	VSS	VSS	Ground

Contributor: Joakim Ögren, Mark Brown, Jim Burd

Source: Various productsheets at <u>IBM Memory Products</u>

This the e-mail address: JimBurd@aol.com Choose this address in your e-mail reader.

### 144 pin SO DIMM Connector



## 144 pin SO DIMM

SO SIMM=Small Outline Single Inline Memory Module

CONNECTOR

(At the computer)

144 PIN SO SIMM at the computer.

Pin	Norm	EC	Description
	al	С	-
1	VSS	VSS	Ground
2	VSS	VSS	Ground
2 3	DQ0	DQ0	Data 0
4	DQ32	DQ3 2	Data 32
5	DQ1	DQ1	Data 1
6	DQ33	DQ3 3	Data 33
7	DQ2	DQ2	Data 2
8	DQ34	DQ3 4	Data 34
9	DQ3	DQ3	Data 3
10	DQ35	DQ3 5	Data 35
11	VCC	VC C	+5 VDC
12	VCC	VC C	+5 VDC
13	DQ4	DQ4	Data 4
14	DQ36	DQ3 6	Data 36

15 16			Data 5 Data 37
17 18		DQ6	Data 6 Data 38
19 20		DQ7	Data 7 Data 39
21 22 23	VSS /	VSS /	Ground Ground Column Address Strobe 0
24	/ CAS4	/	Column Address Strobe 4
25	/ CAS1	/	Column Address Strobe 1
26	/ CAS5	/	Column Address Strobe 5
27	VCC		+5 VDC
28	VCC		+5 VDC
29 30 31 32 33 34 35 36 37 38	A0 A3 A1 A4 A2 A5 VSS VSS VSS DQ8 DQ40	A0 A3 A1 A4 A2 A5 VSS VSS VSS DQ8	Address 5 Ground Ground

0 39 DQ9 DQ9 Data 9 DQ41 DQ4 Data 41 40 1 DQ10 DQ1 Data 10 41 0 42 DQ42 DQ4 Data 42 2 43 DQ11 DQ1 Data 11 1 DQ43 DQ4 Data 43 44 3 45 VCC VC +5 VDC С 46 VC +5 VDC VCC С DQ12 DQ1 Data 12 47 2 48 DQ44 DQ4 Data 44 4 DQ13 DQ1 Data 13 49 3 DQ45 DQ4 Data 45 50 5 51 DQ14 DQ1 Data 14 4 52 DQ46 DQ4 Data 46 6 53 DQ15 DQ1 Data 15 5 DQ47 DQ4 Data 47 54 7 VSS 55 VSS Ground 56 VSS VSS Ground CB0 57 n/c n/c CB4 58 59 n/c CB1

60 61 62 63		CB5 DU DU VC C	Don't use Don't use +5 VDC
64	VCC	VC C	+5 VDC
65 66 67 68 69	/WE	DU DU /WE n/c /	Don't use Don't use Read/Write Not connected Row Address Strobe 0
70 71	n/c / RAS1	n/c / RAS 1	Not connected Row Address Strobe 1
72 73	n/c /OE	n/c /OE	Not connected
74	n/c	n/c	Not connected
75			Ground
76 77	VSS n/c	CB2	Ground
78	n/c	CB2 CB6	
79	n/c	CB3	
80		CB7	
81	VCC	VC C	+5 VDC
82	VCC	VC C	+5 VDC
83	DQ16		Data 16
84	DQ48	-	Data 48
85	DQ17		Data 17

DQ49 DQ4 Data 49 86 9 87 DQ18 DQ1 Data 18 8 DQ50 DQ5 Data 50 88 0 DQ19 DQ1 Data 19 89 9 90 DQ51 DQ5 Data 51 1 91 VSS VSS Ground 92 VSS VSS Ground 93 DQ20 DQ2 Data 20 0 DQ52 DQ5 Data 52 94 2 95 DQ21 DQ2 Data 21 1 96 DQ53 DQ5 Data 53 3 DQ22 DQ2 Data 22 97 2 DQ54 DQ5 Data 54 98 4 99 DQ23 DQ2 Data 23 3 100 DQ55 DQ5 Data 55 5 VC 101 VCC +5 VDC С 102 VCC VC +5 VDC С 103 A6 A6 Address 6 104 A7 A7 Address 7 105 A8 A8 Address 8 106 A11 A11 Address 11 107 VSS VSS Ground


109 110 111 112	A9 A12 A10 A13	A9 A12 A10 A13	Ground Address 9 Address 12 Address 10 Address 13 +5 VDC
114	VCC	VC C	+5 VDC
115		/	Column Address Strobe 2
116	-	-	Column Address Strobe 6
117	-	-	Column Address Strobe 3
118		/	Column Address Strobe 7
	VSS /VSS	VSS	Ground Ground
121	DQ24		Data 24
122	DQ56		Data 56
123	DQ25	-	Data 25
124	DQ57	-	Data 57
125	DQ26	•	Data 26
126	DQ58	•	Data 58
127	DQ27	-	Data 27

		7	
128	DQ59		Data 59
129	VCC	-	+5 VDC
130	VCC	VC C	+5 VDC
131	DQ28		Data 28
132	DQ60		Data 60
133	DQ29		Data 29
134	DQ61		Data 61
135	DQ30	•	Data 30
136	DQ62		Data 62
137	DQ31		Data 31
138	DQ63	-	Data 63
139	VSS		Ground
			Ground
141	SDA	SDA	
142	SCL	SCL	
143	VCC	VC C	+5 VDC
144	VCC	VC C	+5 VDC

Contributor: Joakim Ögren, Mark Brown

Source: Various productsheets at <u>IBM Memory Products</u>

### 168 pin DRAM DIMM (Unbuffered) Connector



## 168 pin DRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module



(At the computer)

168 PIN DIMM at the computer.

Front Side (left side 1-42, right side 43-84) Back Side (left side 85-126, right side 127-168)

### Front, Left

Pin	Non- Parity?	Parit y?	72 ECC?	80 ECC?	Description
1	VSS	VSS	VSS	VSS	Ground
2	DQ0	DQ0	DQ0	DQ0	Data 0
3	DQ1	DQ1	DQ1	DQ1	Data 1
4	DQ2	DQ2	DQ2	DQ2	Data 2
5	DQ3	DQ3	DQ3	DQ3	Data 3
6	VCC	VCC	VCC	VCC	+5 VDC or +3.3 VDC
7	DQ4	DQ4	DQ4	DQ4	Data 4
8	DQ5	DQ5	DQ5	DQ5	Data 5
9	DQ6	DQ6	DQ6	DQ6	Data 6
10	DQ7	DQ7	DQ7	DQ7	Data 7
11	DQ8	DQ8	DQ8	DQ8	Data 8
12	VSS	VSS	VSS	VSS	Ground
13	DQ9	DQ9	DQ9	DQ9	Data 9
14	DQ10	DQ1	DQ10	DQ10	Data 10
		0			
15	DQ11	DQ11	DQ11	DQ11	Data 11
16	DQ12	DQ1	DQ12	DQ12	Data 12
		2			

17	DQ13	DQ1 3	DQ13	DQ13	Data 13
18 19	VCC DQ14	VCC DQ1 4	VCC DQ14	VCC DQ14	+5 VDC or +3.3 VDC Data 14
20	DQ15	4 DQ1 5	DQ15	DQ15	Data 15
21	n/c	CB0	CB0	CB0	Parity/Check Bit Input/Output 0
22	n/c	CB1	CB1	CB1	Parity/Check Bit
23 24	VSS n/c	VSS n/c	VSS n/c	VSS CB8	Input/Output 1 Ground Parity/Check Bit Input/Output 8
25	n/c	n/c	n/c	CB9	Parity/Check Bit Input/Output 9
26 27 28	VCC /WE0 /CAS0	VCC /WE0 / CAS 0	VCC /WE0 /CAS0	VCC /WE0 /CAS0	+5 VDC or +3.3 VDC Read/Write Input Column Address Strobe 0
29	/CAS1	/ CAS 1	/CAS1	/CAS1	Column Address Strobe 1
30	/RAS0	/ RAS	/RAS0	/RAS0	Row Address Strobe 0
31 32 33 34 35 36 37 38 39 40	/OE0 VSS A0 A2 A4 A6 A8 A10 A12 VCC	0 /OE0 VSS A0 A2 A4 A6 A8 A10 A12 VCC	/OE0 VSS A0 A2 A4 A6 A8 A10 A12 VCC	/OE0 VSS A0 A2 A4 A6 A8 A10 A12 VCC	Output Enable Ground Address 0 Address 2 Address 4 Address 6 Address 8 Address 10 Address 12 +5 VDC or +3.3 VDC

41 42	VCC DU	VCC DU	VCC DU	VCC DU	+5 VDC or +3.3 VDC Don't Use
	ont, Righ			_ •	
	Non- Parity?	Parit y?	72 ECC?	80 ECC?	Description
43 44	VSS /OE2	y: VSS /OE2	VSS /OE2	VSS /OE2	Ground
45	/RAS2	/ RAS 2	/RAS2	/RAS2	Row Address Strobe 2
46	/CAS2	/ CAS 2	/CAS2	/CAS2	Column Address Strobe 2
47	/CAS3	/ CAS 3	/CAS3	/CAS3	Column Address Strobe 3
48	/WE2	/WE2	/WE2	/WE2	Read/Write Input
49 50	VCC n/c	VCC n/c	VCC n/c	VCC CB10	+5 VDC or +3.3 VDC Parity/Check Bit
50	170	170	11/0	CDTU	Input/Output 10
51	n/c	n/c	n/c	CB11	Parity/Check Bit Input/Output 11
52	n/c	CB2	CB2	CB2	Parity/Check Bit Input/Output 2
53	n/c	CB3	CB3	CB3	Parity/Check Bit Input/Output 3
54	VSS	VSS	VSS	VSS	Ground
55	DQ16	DQ1 6	DQ16	DQ16	Data 16
56	DQ17	0 DQ1 7	DQ17	DQ17	Data 17
57	DQ18	, DQ1 8	DQ18	DQ18	Data 18
58	DQ19	DQ1 9	DQ19	DQ19	Data 19
59	VCC		VCC	VCC	+5 VDC or +3.3 VDC

60	DQ20	DQ2 0	DQ20	DQ20	Data 20
61 62 63 64 65	n/c DU n/c VSS DQ21	n/c DU n/c	n/c DU n/c VSS DQ21	n/c DU n/c VSS DQ21	Not connected Don't Use Not connected Ground Data 21
66	DQ22	DQ2 2	DQ22	DQ22	Data 22
67	DQ23	_ DQ2 3	DQ23	DQ23	Data 23
68 69	VSS DQ24	VSS DQ2 4	VSS DQ24	VSS DQ24	Ground Data 24
70	DQ25	DQ2 5	DQ25	DQ25	Data 25
71	DQ26	DQ2 6	DQ26	DQ26	Data 26
72	DQ27	DQ2 7	DQ27	DQ27	Data 27
73 74	VCC DQ28	VCC DQ2 8	VCC DQ28	VCC DQ28	+5 VDC or +3.3 VDC Data 28
75	DQ29	DQ2 9	DQ29	DQ29	Data 29
76	DQ30	DQ3 0	DQ30	DQ30	Data 30
77	DQ31	DQ3 1	DQ31	DQ31	Data 31
78 79 80 81 82 83 84	VSS n/c n/c SDA SCL VCC	VSS n/c n/c SDA SCL VCC	VSS n/c n/c SDA SCL VCC	VSS n/c n/c SDA SCL VCC	Ground Not connected Not connected Not connected Serial Data Serial Clock +5 VDC or +3.3 VDC

### Back, Left

Pin	Non- Parity?	Parit y?		80 ECC?	Description
85	VSS		VSS	VSS	Ground
86	DQ32	DQ3 2		DQ32	Data 32
87	DQ33	DQ3 3	DQ33	DQ33	Data 33
88	DQ34	DQ3 4	DQ34	DQ34	Data 34
89	DQ35	DQ3 5	DQ35	DQ35	Data 35
90	VCC		VCC	VCC	+5 VDC or +3.3 VDC
91	DQ36	DQ3 6	DQ36	DQ36	Data 36
92	DQ37	DQ3 7	DQ37	DQ37	Data 37
93	DQ38	DQ3 8	DQ38	DQ38	Data 38
94	DQ39	DQ3 9	DQ39	DQ39	Data 39
95	DQ40	DQ4 0	DQ40	DQ40	Data 40
96	VSS		VSS	VSS	Ground
97	DQ41	DQ4 1	DQ41	DQ41	Data 41
98	DQ42	DQ4 2	DQ42	DQ42	Data 42
99	DQ43	DQ4 3	DQ43	DQ43	Data 43
100	DQ44	DQ4 4	DQ44	DQ44	Data 44
101	DQ45	=	DQ45	DQ45	Data 45
	VCC DQ46		VCC DQ46	VCC DQ46	+5 VDC or +3.3 VDC Data 46

104 DQ47	DQ4 7	DQ47	DQ47	Data 47
105 n/c	, CB4	CB4	CB4	Parity/Check Bit Input/Output 4
106 n/c	CB5	CB5	CB5	Parity/Check Bit Input/Output 5
107 VSS 108 n/c	VSS n/c	VSS n/c	VSS CB12	Ground Parity/Check Bit Input/Output 12
109 n/c	n/c	n/c	CB13	Parity/Check Bit Input/Output 13
110 VCC 111 DU 112 /CAS4	VCC DU / CAS 4	VCC DU /CAS4	VCC DU /CAS4	+5 VDC or +3.3 VDC Don't Use Column Address Strobe 4
113 /CAS5	/ CAS 5	/CAS5	/CAS5	Column Address Strobe 5
114 /RAS1	) RAS 1	/RAS1	/RAS1	Row Address Strobe 1
<ul> <li>115 DU</li> <li>116 VSS</li> <li>117 A1</li> <li>118 A3</li> <li>119 A5</li> <li>120 A7</li> <li>121 A9</li> <li>122 A11</li> <li>123 A13</li> <li>124 VCC</li> <li>125 DU</li> <li>126 DU</li> <li>Back, Right</li> </ul>	DU VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	DU VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	DU VSS A1 A3 A5 A7 A9 A11 A13 VCC DU DU	Don't Use Ground Address 1 Address 3 Address 5 Address 7 Address 9 Address 11 Address 13 +5 VDC or +3.3 VDC Don't Use Don't Use
Pin Non-	Parit	72	80	Description

127 \ 128 E	JU	<b>y?</b> VSS DU	ECC? VSS DU	ECC? VSS DU	Ground Don't Use
129 /	RAS3	/ RAS 3	/RAS3	/RAS3	Column Address Strobe 3
130 /	CAS6	/ CAS 6	/CAS6	/CAS6	Column Address Strobe 6
131 /	CAS7	/ CAS 7	/CAS7	/CAS7	Column Address Strobe 7
132 E	JU	DU	DU	DU	Don't Use
133 \		VCC	VCC	VCC	+5 VDC or +3.3 VDC
134 n	1/C	n/c	n/c	CB14	Parity/Check Bit Input/Output 14
135 n	n/c	n/c	n/c	CB15	Parity/Check Bit Input/Output 15
136 n	n/c	CB6	CB6	CB6	Parity/Check Bit Input/Output 6
137 n		CB7	CB7	CB7	Parity/Check Bit Input/Output 7
138 \		VSS	VSS	VSS	Ground
139 E	JQ48	DQ4 8	DQ48	DQ48	Data 48
140 E	DQ49	DQ4 9	DQ49	DQ49	Data 49
141 C	DQ50	DQ5 0	DQ50	DQ50	Data 50
142 E	DQ51	DQ5 1	DQ51	DQ51	Data 51
143 \ 144 [		•	VCC DQ52	VCC DQ52	+5 VDC or +3.3 VDC Data 52
145 n 146 E 147 n	JU	n/c DU n/c	n/c DU n/c	n/c DU n/c	Not connected Don't Use Not connected


148 VSS 149 DQ53	DQ5	VSS DQ53	VSS DQ53	Ground Data 53
150 DQ54	3 DQ5 4	DQ54	DQ54	Data 54
151 DQ55	-	DQ55	DQ55	Data 55
152 VSS 153 DQ56	VSS	VSS DQ56	VSS DQ56	Ground Data 56
154 DQ57	DQ5 7	DQ57	DQ57	Data 57
155 DQ58	-	DQ58	DQ58	Data 58
156 DQ59	-	DQ59	DQ59	Data 59
157 VCC 158 DQ60		VCC DQ60	VCC DQ60	+5 VDC or +3.3 VDC Data 60
159 DQ61	DQ6 1	DQ61	DQ61	Data 61
160 DQ62	DQ6 2	DQ62	DQ62	Data 62
161 DQ63	DQ6 3	DQ63	DQ63	Data 63
162 VSS 163 CK3	VSS CK3	VSS CK3	VSS CK3	Ground
164 n/c 165 SA0 166 SA1 167 SA2 168 VCC	n/c SA0 SA1 SA2 VCC	n/c SA0 SA1 SA2 VCC	n/c SA0 SA1 SA2 VCC	Not connected Serial Address 0 Serial Address 1 Serial Address 2 +5 VDC or +3.3 VDC

Contributor: Joakim Ögren, Mark Brown

Source: Various productsheets at <u>IBM Memory Products</u>

#### 168 pin SDRAM DIMM (Unbuffered) Connector

(At the computer)



## 168 pin SDRAM DIMM (Unbuffered)

DIMM=Dual Inline Memory Module



168 PIN DIMM at the computer.

Front Side (left side 1-42, right side 43-84) Back Side (left side 85-126, right side 127-168)

### Front, Left

Pin	Non- Parity	72 ECC?	80 ECC?	Description
1	VSS	VSS	VSS	Ground
2	DQ0	DQ0	DQ0	Data 0
3	DQ1	DQ1	DQ1	Data 1
4	DQ2	DQ2	DQ2	Data 2
5	DQ3	DQ3	DQ3	Data 3
6	VDD	VDD	VDD	+5 VDC or +3.3 VDC
7	DQ4	DQ4	DQ4	Data 4
8	DQ5	DQ5	DQ5	Data 5
9	DQ6	DQ6	DQ6	Data 6
10	DQ7	DQ7	DQ7	Data 7
11	DQ8	DQ8	DQ8	Data 8
12	VSS	VSS	VSS	Ground
13	DQ9	DQ9	DQ9	Data 9
14	DQ10	DQ10	DQ10	Data 10
15	DQ11	DQ11	DQ11	Data 11
16	DQ12	DQ12	DQ12	Data 12
17	DQ13	DQ13	DQ13	Data 13
18	VDD	VDD	VDD	+5 VDC or +3.3 VDC

19 20 21	DQ14 DQ15 n/c	DQ14 DQ15 CB0	DQ14 DQ15 CB0	Data 14 Data 15 Parity/Check Bit
22	n/c	CB1	CB1	Input/Output 0 Parity/Check Bit Input/Output 01
23	VSS	VSS	VSS	Ground
24	n/c	n/c	CB8	Parity/Check Bit Input/Output 8
25	n/c	n/c	CB9	Parity/Check Bit Input/Output 9
26	VDD	VDD	VDD	+5 VDC or +3.3 VDC
27	/WE	/WE	/WE	Read/Write
28	DQMB0	DQMB0	DQMB0	Byte Mask signal 0
29	DQMB1	DQMB1	DQMB1	Byte Mask signal 1
30	/S0	/S0	/S0	Chip Select 0
31	DU	DU	DU	Don't Use
32	VSS	VSS	VSS	Ground
33	A0	A0	A0	Address 0
34	A2	A2	A2	Address 2
35	A4	A4	A4	Address 4
36	A6	A6	A6	Address 6
37	A8	A8	A8	Address 8
38	A10/AP	A10/AP	A10/AP	Address 10
39	BA1	BA1	BA1	Bank Address 1
40	VDD	VDD	VDD	+5 VDC or +3.3 VDC
41	VDD	VDD	VDD	+5 VDC or +3.3 VDC
42	CK0	CK0	CK0	Clock signal 0
Fre	ont, Rigl	ht		
Pin	Non-	72	80	Description
	Parity	ECC?	ECC?	
43	VSS	VSS	VSS	Ground
44	DU	DU	DU	Don't Use
45	/S2	/S2	/S2	Chip Select 2
46	DQMB2			, 0
47	DQMB3	DQMB3	DQMB3	Byte Mask signal 3

48 49 50	DU VDD n/c	DU VDD n/c	DU VDD CB10	Don't Use +5 VDC or +3.3 VDC Parity/Check Bit
51	n/c	n/c	CB11	Input/Output 10 Parity/Check Bit Input/Output 11
52	n/c	CB2	CB2	Parity/Check Bit Input/Output 2
53	n/c	CB3	CB3	Parity/Check Bit Input/Output 3
54	VSS	VSS	VSS	Ground
55	DQ16	DQ16	DQ16	Data 16
56	DQ17	DQ17	DQ17	Data 17
57	DQ18	DQ18	DQ18	Data 18
58	DQ19	DQ19	DQ19	Data 19
59	VDD	VDD	VDD	+5 VDC or +3.3 VDC
60	DQ20	DQ20	DQ20	Data 20
61	n/c	n/c	n/c	Not connected
62	Vref,NC	Vref,NC	Vref,NC	
63	CKE1	CKE1	CKE1	Clock Enable Signal 1
64	VSS	VSS	VSS	Ground
65	DQ21	DQ21	DQ21	Data 21
66	DQ22	DQ22	DQ22	Data 22
67	DQ23	DQ23	DQ23	Data 23
68	VSS	VSS	VSS	Ground
69 70	DQ24	DQ24	DQ24	Data 24
70	DQ25	DQ25	DQ25	Data 25
71	DQ26	DQ26	DQ26	Data 26
72 72	DQ27	DQ27	DQ27	Data 27
73 74	VDD DQ28	VDD DQ28	VDD DQ28	+5 VDC or +3.3 VDC
75	DQ28 DQ29	DQ28 DQ29	DQ28 DQ29	Data 28 Data 29
76	DQ29 DQ30	DQ29 DQ30	DQ29 DQ30	Data 30
77	DQ31	DQ30 DQ31	DQ30 DQ31	Data 31
78	VSS	VSS	VSS	Ground
79	CK2	CK2	CK2	Clock signal 2
80	n/c	n/c	n/c	Not connected
	-	-	-	

81 82 83 84	n/c SDA SCL VDD	n/c SDA SCL VDD	n/c SDA SCL VDD	Not connected Serial Data Serial Clock +5 VDC or +3.3 VDC
Ba	ck, Left			
Pin	Non- Parity	72 ECC?	80 ECC?	Description
103 104 105 106 107	VSS DQ32 DQ33 DQ34 DQ35 VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43	ECC 7 VSS DQ32 DQ33 DQ34 DQ35 VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43 DQ44 DQ42 DQ43 DQ44 DQ45 VDD DQ46 DQ47 CB4 CB5 VSS n/c	ECC 7 VSS DQ32 DQ33 DQ34 DQ35 VDD DQ36 DQ37 DQ38 DQ39 DQ40 VSS DQ41 DQ42 DQ43 DQ44 DQ42 DQ43 DQ44 DQ45 VDD DQ46 DQ47 CB4 CB5 VSS CB12	Ground Data 32 Data 33 Data 34 Data 35 +5 VDC or +3.3 VDC Data 36 Data 37 Data 38 Data 39 Data 40 Ground Data 41 Data 42 Data 42 Data 43 Data 43 Data 44 Data 45 +5 VDC or +3.3 VDC Data 46 Data 47 Parity/Check Bit Input/Output 4 Parity/Check Bit Input/Output 5 Ground Parity/Check Bit Input/Output 12
109	n/c	n/c	CB13	Parity/Check Bit Input/Output 13

<ul> <li>110 VDD</li> <li>111 /CAS</li> <li>112 DQMB4</li> <li>113 DQMB5</li> <li>114 /S1</li> <li>115 /RAS</li> <li>116 VSS</li> <li>117 A1</li> <li>118 A3</li> <li>119 A5</li> <li>120 A7</li> <li>121 A9</li> <li>122 BA0</li> <li>123 A11</li> <li>124 VDD</li> <li>125 CK1</li> <li>126 A12</li> <li>Back, Rig</li> </ul>	VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3 A5 A7 A9 BA0 A11 VDD CK1 A12	VDD /CAS DQMB4 DQMB5 /S1 /RAS VSS A1 A3 A5 A7 A9 BA0 A11 VDD CK1 A12	+5 VDC or +3.3 VDC Column Address Strobe Byte Mask signal 4 Byte Mask signal 5 Chip Select 1 Row Address Strobe Ground Address 1 Address 3 Address 5 Address 5 Address 7 Address 9 Bank Address 0 Address 11 +5 VDC or +3.3 VDC Clock signal 1 Address 12
PIN NON-	72	80	Description
Pin         Non- Parity           127         VSS           128         CKE0           129         /S3           130         DQMB6           131         DQMB7           132         A13           133         VDD           134         n/c	72 ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD n/c	80 ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD CB14	Description Ground Clock Enable Signal 0 Chip Select 3 Byte Mask signal 6 Byte Mask signal 7 Address 13 +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 14
Parity 127 VSS 128 CKE0 129 /S3 130 DQMB6 131 DQMB7 132 A13 133 VDD	ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD	ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD	Ground Clock Enable Signal 0 Chip Select 3 Byte Mask signal 6 Byte Mask signal 7 Address 13 +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 14 Parity/Check Bit
Parity           127         VSS           128         CKE0           129         /S3           130         DQMB6           131         DQMB7           132         A13           133         VDD           134         n/c	ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD n/c	ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD CB14	Ground Clock Enable Signal 0 Chip Select 3 Byte Mask signal 6 Byte Mask signal 7 Address 13 +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 14
Parity           127         VSS           128         CKE0           129         /S3           130         DQMB6           131         DQMB7           132         A13           133         VDD           134         n/c           135         n/c	ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD n/c n/c	ECC? VSS CKE0 /S3 DQMB6 DQMB7 A13 VDD CB14 CB15	Ground Clock Enable Signal 0 Chip Select 3 Byte Mask signal 6 Byte Mask signal 7 Address 13 +5 VDC or +3.3 VDC Parity/Check Bit Input/Output 14 Parity/Check Bit Input/Output 15 Parity/Check Bit

<ul> <li>139 DQ48</li> <li>140 DQ49</li> <li>141 DQ50</li> <li>142 DQ51</li> <li>143 VDD</li> <li>144 DQ52</li> <li>145 n/c</li> <li>146 Vref,NC</li> </ul>	DQ48 DQ49 DQ50 DQ51 VDD DQ52 n/c Vref.NC	DQ48 DQ49 DQ50 DQ51 VDD DQ52 n/c Vref,NC	Data 48 Data 49 Data 50 Data 51 +5 VDC or +3.3 VDC Data 52 Not connected
147 n/c	n/c	n/c	Not connected
148 VSS	VSS	VSS	Ground
149 DQ53	DQ53	DQ53	Data 53
150 DQ54	DQ54	DQ54	Data 54
151 DQ55	DQ55	DQ55	Data 55
152 VSS	VSS	VSS	Ground
153 DQ56	DQ56	DQ56	Data 56
154 DQ57	DQ57	DQ57	Data 57
155 DQ58	DQ58	DQ58	Data 58
156 DQ59	DQ59	DQ59	Data 59
157 VDD	VDD	VDD	+5 VDC or +3.3 VDC
158 DQ60	DQ60	DQ60	Data 60
159 DQ61	DQ61	DQ61	Data 61
160 DQ62	DQ62	DQ62	Data 62
161 DQ63	DQ63	DQ63	Data 63
162 VSS	VSS	VSS	Ground
163 CK3	CK3	CK3	Clock signal 3
164 n/c	n/c	n/c	Not connected
165 SA0	SA0	SA0	Serial address 0
166 SA1 167 SA2	SA1 SA2	SA1 SA2	Serial address 1 Serial address 2
167 SA2 168 VDD	VDD	VDD	+5 VDC or +3.3 VDC

Contributor: <u>Joakim Ögren</u>

Source: Various productsheets at IBM Memory Products

### **CDTV Memory Card Connector**



(At the computer)


40 PIN ??? CONNECTOR at the computer.

40 F		NINECTOR at the co
Pin	Name	Description
1	D0	Data Bus 0
2	D1	Data Bus 1
3	D2	Data Bus 2
4	D3	Data Bus 3
5	D4	Data Bus 4
6	D5	Data Bus 5
7	D6	Data Bus 6
8	D7	Data Bus 7
9	D8	Data Bus 8
10	D9	Data Bus 9
11	D10	Data Bus 10
12	D11	Data Bus 11
13	D12	Data Bus 12
14	D13	Data Bus 13
15	D14	Data Bus 14
16	D15	Data Bus 15
17	A1	Address Bus 1
18	A2	Address Bus 2
19	A3	Address Bus 3


20	A4	Address Bus 4
21		Address Bus 5
	A6	Address Bus 6
	A7	Address Bus 7
24	A8	Address Bus 8
	A9	Address Bus 9
	A10	Address Bus 10
	A11	Address Bus 11
28	A12	Address Bus 12
29	A13	Address Bus 13
30	A14	Address Bus 14
31	A15	Address Bus 15
32	A16	Address Bus 16
33	A17	Address Bus 17
34	R/W	Read/Write (High=Read)
35	1	Chip Select Odd Bytes
	CSMC	
	OD	
36	/	Chip Select Even Bytes
	CSMCE	
	Ν	
37	VCC	+5 Volts DC
38	GND	Ground
39	A18	Address Bus 18 (Short J16 to connect A18 to processor
		bus)
40	A19	Address Bus 19 (Short J17 to connect A19 to processor
		bus)
Not	e: Address s	pace=\$E00000-\$E7FFFF
Con	tributor: <u>Joakin</u>	<u>n Ögren</u>

Source: Darren Ewaniuk's CDTV Technical Information

#### SmartCard AFNOR Connector



## **SmartCard AFNOR**



CONNECTOR (At the card)

UNKNOWN CONNECTOR at the card.


Pin	Nam	Descripti
	е	on
1	VCC	+5 VDC
2	R/W	Read/
		Write
3	CLO	Clock
	CK	
4	RES	Reset
	ET	
5	GND	Ground
6	VPP	+21 VDC
7	I/O	In/Out
8	FUS	Fuse
	F	

Contributor: <u>Joakim Ögren</u>


Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson

This is the URL for the WWW page: http://www.physic.ut.ee/~kalev/smartcar.txt Open this address in your WWW browser. This the e-mail address: sbausson@ensem.u-nancy.fr Choose this address in your e-mail reader.

#### SmartCard ISO 7816-2 Connector



## SmartCard ISO 7816-2



CONNECTOR (

(At the card)

UNKNOWN CONNECTOR at the card.

#### Pin Nam Descriptio

n

- 1 VCC +5 VDC
- 2 RES Reset ET

е


- 3 CLO Clock CK
- 4 n/c Not connected
- 5 GND Ground
- 6 n/c Not connected
- 7 I/O In/Out
- 8 n/c Not

## connected


Contributor: <u>Joakim Ögren</u>

Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson

#### SmartCard ISO Connector



# **SmartCard ISO**






UNKNOWN CONNECTOR at the card.

Pin	Nam	Descripti
	е	on
1	VCC	+5 VDC
2	R/W	Read/
		Write
3	CLO	Clock
	CK	
4	RES	Reset
	ET	
5	GND	Ground
6	VPP	+21 VDC
7	I/O	In/Out
8	FUS	Fuse
	E	


# SmartCard ISO 7816-2



Contributor: Joakim Ögren

Source: Telecard/Smartcard Technical Spec & Info by Stephane Bausson

#### **SCART** Connector





20 2 21 19 1

(At the video/TV)

<sup>1</sup> <sup>19</sup> (At the cable)

21 PIN SCART FEMALE at the Video/TV.


21 PIN SCART MALE at the Cable. Description **Signal Level** Pin Name Im Ce 0.5 V rms AOR Audio Out Right 1 <1 2 AIR Audio In Right 0.5 V rms >1 3 AOL Audio Out Left + Mono 0.5 V rms <1 AGND Audio Ground 4 5 B GND **RGB Blue Ground** AIL Audio In Left + Mono 0.5 V rms 6 7 В **RGB** Blue In 0.7 V 75 8 SWTCH Audio/RGB switch / 16:9 9 G GND RGB Green Ground CLKOU Data 2: Clockpulse Out 10 Т (Unavailable ??) 11 G **RGB** Green In 0.7 V 75 12 DATA Data 1: Data Out (Unavailable ??) 13 R GND **RGB** Red Ground Data Ground DATAG 14 ND

15 R RGB Red In / Chrominance 0.7 V (Chrom.: 0.3 V burst) 75

16	BLNK	Blanking Signal	1-3 V=RGB, 0-0.4 V=Composite	75	
17	VGND	Composite Video Ground			
18	BLNKG	Blanking Signal Ground			
	ND	5 5			
19	VOUT	Composite Video Out	1 V	75	
20	VIN	Composite Video In / Luminance	1 V	75	
21	SHIELD	Ground/Shield (Chassis)			
Cont	Contributor: <u>Joakim Ögren</u>				
Sour	Source: Various sources, Video Demystified at Keith Jack's pages				
Please	Please send any comments to <u>Joakim Ögren</u> .				

This is the URL for the WWW page: http://www.mindspring.com/~kjack1/scart.html Open this address in your WWW browser.

## **S-Video Connector**



# S-Video

<sup>4</sup> 2 €\_\_\_\_\_\_<sup>3</sup> (At the peripheral) 4 PIN MINI-DIN FEMALE at the peripheral. Pin Na Description me GN Ground (Y) 1 D 2 GN Ground (C) D Intensity 3 Υ (Luminance) 4 С Color (Chrominance) Contributor: Joakim Ögren Source: Video Demystified at Keith Jack's pages

This is the URL for the WWW page: http://www.mindspring.com/~kjack1/svideo.html Open this address in your WWW browser.

## **DIN Audio Connector**



# **DIN Audio**



(At the peripheral)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Peripheral	Connecte				Out	Grou
•	d			L	R	nd
Amplifier	Pickup,	3	5			2
	tuner					
Amplifier	Taperecor	3	5	1	4	2
Tuner	der Amplifier			3	5	2
	•			3 1	4	2
Tuner	Taperecor der			I	4	Ζ
Recordplay				3	5	2
er	Ampinei			0	5	2
Taperecord	Amplifier	1	4	3	5	2
er	, anginoi	•	•	U	U	-
Taperecord	Receiver	1	4	3	5	2
er		-		•	•	_
Taperecord	Microphon	1	4			2
er	e					
Contributor: <u>Joakim Ögren</u>						
Source: <u>ELFA</u> 's catalog Nr 44						

This is the URL for the WWW page: http://www.elfa.se Open this address in your WWW browser.

## 3.5 mm Mono Telephone plug



# 3.5 mm Mono Telephone plug


GROUND SIGN.

GROUND SIGNAL (At the cable) 3.5 mm MONO TELEPHONE MALE at the cable.

NameDescriptionSIGNALSignalGROUNGroundDContributor:Joakim Ögren

Source: ?

## 3.5 mm Stereo Telephone plug



## 3.5 mm Stereo Telephone plug

000000 001 KI <u>2</u>0 <u>†</u> † † GROUND R L (At the cable) 3.5 mm STEREO TELEPHONE MALE at the cable. Name Descripti on Left L Signal R Right Signal **GROUN** Ground D

Contributor: Joakim Ögren, Uwe Hartmann

Source: ?

This the e-mail address: uhartmann@i-stud.htw-zittau.de Choose this address in your e-mail reader.

## 6.25 mm Mono Telephone plug




# 6.25 mm Mono Telephone plug

GROUND SIGNAL (At the cable) 6.25 mm MONO TELEPHONE MALE at the cable. Name Descripti on SIGNAL Signal GROUN Ground D Contributor: Joakim Ögren Source: ? Please send any comments to Joakim Ögren.

## 6.25 mm Stereo Telephone plug



# 6.25 mm Stereo Telephone plug



#### 5.25" Power Connector



## 5.25" Power

Used for harddisks & 5.25" peripherals.

(At the powersupply cable)

•••• 4321

(At the peripheral) UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral.


Pin	Na	Col	Description
	me	or	
1	+12	Yell	+12 VDC
	V	OW	
2	GN	Bla	+12 V Ground (Same as +5 V
	D	ck	Ground)
3	GN	Bla	+5 V Ground
	D	ck	
4	+5V	Red	+5 VDC

Contributors: Joakim Ögren, Eric Sprigg, Sven Gunnar Bilen, Scott Lindenthaler

Source: ?

This the e-mail address: Eric\_Sprigg@compuserve.com Choose this address in your e-mail reader. This the e-mail address: sbilen@umich.edu Choose this address in your e-mail reader. This the e-mail address: scott@teraflop.com Choose this address in your e-mail reader.

### 3.5" Power Connector



3.5" Power

Used for floppies.



(At the powersupply cable)



(At the peripheral)

UNKNOWN CONNECTOR at the powersupply cable. UNKNOWN CONNECTOR at the peripheral.

Pin	Na	Col	Description
	me	or	
1	+5V	Red	+5 VDC
2	GN	Bla	+5 V Ground
	D	ck	
3	GN	Bla	+12 V Ground (Same as +5 V
	D	ck	Ground)
4	+12	Yell	+12 VDC
	V	OW	


Contributor: <u>Joakim Ögren</u>

Source: ?

#### **Motherboard Power Connector**



## **Motherboard Power**





(At the Powersupply cables)

2x MOLEX 15-48-0106 CONNECTOR at the Computer. 2x MOLEX 90331-0001 CONNECTOR at the Powersupply cables.

## **P8**

Pin	Na	Colo	Descri	ption
	me	r		
1	PG	Oran ge	Power stabiliz	Good, +5 VDC when all voltages has ed.
2	+5V	-		C (or n/c)
3	+12		+12 VD	
	V	W		
4	-12V	Blue	-12 VD	С
5	GN	Blac	Ground	1
	D	k		
6	GN	Blac	Ground	1
	D	k		
P9	)			
Pin	Na	Color	-	Descripti
	me			on
1	GN	Black		Ground
	D			
2	GN	Black		Ground

	D		
3	-5V	White or	-5 VDC
		Yellow	
4	+5V	Red	+5 VDC
5	+5V	Red	+5 VDC
6	+5V	Red	+5 VDC

Note: Pins part number is 08-50-0276, Product specification is PS-90331.

Contributor: Joakim Ögren, Bill Shepherd

Source: ?

This the e-mail address: contrav@usaor.net Choose this address in your e-mail reader.

#### **Turbo LED Connector**



## Turbo LED




(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin	Na	Descripti
	me	on
1	+5V	+5 VDC
2	/HS	HighSpee
		d
3	+5V	+5 VDC
Contributor: <u>Joakim Ögren</u>		
Source: ?		

## **AT Backup Battery Connector**



# **AT Backup Battery**



(At the computer)


UNKNOWN CONNECTOR at the computer.

Pin	Nam	Descripti
	е	on
1	BAT	Battery+
	T+	
2	key	Key
3	GŇ	Ground
	D	
4	GN	Ground
	D	

Contributor: Joakim Ögren

Source: ?

## AT LED/Keylock Connector



# AT LED/Keylock



(At the computer)

UNKNOWN CONNECTOR at the computer.

ipti
•
d
d
۱
d

Contributor: Joakim Ögren

Source: ?

## **PC Speaker Connector**



# **PC Speaker**




(At the computer)

UNKNOWN CONNECTOR at the computer.

Pin	Na	Description	
	me		
1	-SP	-Speaker	
2	key	Key	
3	GN	Ground	
	D		
4	+SP	+Speaker +5	
	5V	VDC	
Contributor: <u>Joakim Ögren</u>			

Source: ?

### **Motherboard IrDA Connector**



# **Motherboard IrDA**

For motherboards with a IrDA compliant Infrared Module connector.

```
1 2 3 4 5
```

```
. . . . .
```

5 PIN IDC MALE at the motherboard.

Pin	Na me	Description
1	+5v	Power
2	n/c	Not connected
3	IRR	IR Module data
	Х	received
4	GN	System GND
	D	-
5	IRT	IR Module data
	Х	transmit
- ·		

Contributor: <u>Rob Gill</u>

Source: ASUS motherboard manual

## Motherboard CPU Cooling fan Connector



# Motherboard CPU Cooling fan

1 2 3


· · · 3 PIN IDC MALE at the motherboard

Pin Na me 1 GN D 2 +12 V 3 GN

Contributor: <u>Rob Gill</u>

Source: ASUS Motherboard Manual

## Ethernet 10/100Base-T Connector



# Ethernet 10/100Base-T

Same connector and pinout for both 10Base-T and 100Base-TX.



cards/hubs)



(At the cables)

(At the network interface

RJ45 FEMALE CONNECTOR at the network interface cards/hubs. RJ45 MALE CONNECTOR at the cables.

Pin	Na	Description
	me	
1	TX+	Tranceive
		Data+
2	TX-	Tranceive
		Data-
3	RX+	Receive
		Data+
4	n/c	Not
		connected
5	n/c	Not
		connected
6	RX-	Receive
		Data-
7	n/c	Not
		connected
8	n/c	Not
		connected
	-	5)/


Note: TX & RX are swapped on Hub's.

Contributor: Joakim Ögren, Jeffrey R. Broido

Source: ?

This the e-mail address: broidoj@gti.net Choose this address in your e-mail reader.

## Ethernet 100Base-T4 Connector



# Ethernet 100Base-T4

100Base-T4 uses all four pairs. 100Base-TX only uses two pairs.



cards/hubs)



(At the cables)

(At the network interface

RJ45 FEMALE CONNECTOR at the network interface cards/hubs. RJ45 MALE CONNECTOR at the cables.

#### Pin Name Description

- 1 TX\_D Tranceive
  - 1+ Data+
- 2 TX\_D Tranceive Data-1-
- 3 RX\_D Receive Data+
- 4 BI\_D Bi-directional
  - 3+ Data+
- 5 BI\_D Bi-directional 3- Data-
- 6 RX\_D Receive Data-2-
- 7 BI\_D Bi-directional 4+ Data+
- 8 BI D Bi-directional
  - 4- Data-

Note: TX & RX are swapped on Hub's. Don't know about Bi-directional data.


Contributor: Joakim Ögren, Kim Scholte

Source: ?

This the e-mail address: KScholte@BigFoot.Com Choose this address in your e-mail reader.

#### **AUI Connector**

(At the Ethernet card)



# AUI

Is the directions right???



15 PIN D-SUB FEMALE at the Ethernet card.


### **Pin Description**

- control in circuit 1 shield
- control in circuit A 2
- 3 data out circuit A
- 4 data in circuit shield
- 5 data in circuit A
- 6 voltage common ?
- 7
- control out circuit 8 shield
- control in circuit B 9
- 10 data out circuit B
- data out circuit 11 shield
- data in circuit B 12
- voltage plus 13
- 14 voltage shield
- 15 ?

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

#### Atari 2600 Cartridge Connector



Bottom

(At the Atari)

SGND

Α7

A6

UNKNOWN CONNECTOR at the Atari. Connect a 2716 or 2732/2532 EPROM.

### **Top Row**

Pin	2716	CPU	Descriptio
	Pin	Name	n
1	13	D3	Data 3
2	14	D4	Data 4
3	15	D5	Data 5
4	16	D6	Data 6
5	17	D7	Data 7
6	*	A12	Address 12
7	19	A10	Address 10
8	n/c	A11	Address 11
9	22	A9	Address 9
10	23	A8	Address 8
11	24	+5V	+5 VDC
12	12	SGND	Shield
			Ground

\* to inverter and back to 18 for chip select

### **Bottom Row**

Pin	2716 Pin	CPU Name	Descripti on
1	1	A7	Address 7
2	2	A6	Address 6
3	3	A5	Address 5
4	4	A4	Address 4
5	5	A3	Address 3
6	6	A2	Address 2
7	7	A1	Address 1
8	8	A0	Address 0
9	9	D0	Data 0
10	10	D1	Data 1
11	11	D2	Data 2
12	n/c	GND	Ground

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

### Atari 5200 Cartridge Connector



## Atari 5200 Cartridge



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

#### Pin Name


- 1 D0
- 2 D1
- 3 D2
- 4 D3
- 5 D4
- 6 D5
- 7 D6
- 8 D7
- 9 Enable 80-8F
- 10 Enable 40-7F
- 11 Not Connected
- 12 Ground
- 13 Ground
- 14 Ground (System Clock 02 on 2 port)
- 15 Å6
- 16 A5
- 17 A2
- 18 Interlock
- 19 A0
- 20 A1
- 21 A3
- 22 A4
- 23 Ground

- 24 Ground (Video In on 2 port)
- 25 Ground
- 26 +5 VDC
- 27 A7
- 28 Not Connected
- 29 A8
- 30 Audio In (2 port)
- 31 A9
- 32 A13
- 33 A10
- 34 A12
- 35 A11
- 36 Interlock

Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

### Atari 5200 Expansion Connector



## Atari 5200 Expansion



(At the Atari)

UNKNOWN CONNECTOR at the Atari.


#### Pin Name

- 1 +5 VDC
- 2 Audio Out (2 port)
- 3 Ground
- 4 R/W Early
- 5 Enable E0-EF
- 6 D6
- 7 D4
- 8 D2
- 9 D0
- 10 IRQ
- 11 Ground
- 12 Serial Data In
- 13 Serial In Clock
- 14 Serial Out Clock
- 15 Serial Data Out
- 16 Audio In
- 17 A14
- 18 System Clock
- 01
- 19 A11
- 20 A7
- 21 A6

- 22 A5
- 23 A4
- 24 A3
- 25 A2
- 26 A1
- 27 A0
- 28 Ground
- 29 D1
- 30 D3
- 31 D5
- 32 D7
- 33 Not connected
- 34 Ground
- 35 Not connected
- 36 +5 VDC
- Contributor: Joakim Ögren

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

### Atari 7800 Cartridge Connector



## Atari 7800 Cartridge



(At the Atari)

UNKNOWN CONNECTOR at the Atari.

UNIT		SOMINECTOR
Pin	Nam	Descripti
	е	on
1	R/W	Read/
		Write
2	HALT	Halt
3	D3	Data 3
4	D4	Data 4
5	D5	Data 5
6	D6	Data 6
7	D7	Data 7
8	A12	Address
		12
9	A10	Address
		10
10	A11	Address
		11
11	A9	Address 9
12	A8	Address 8
13	+5V	+5 VDC
14	GND	Ground
15	A13	Address
		13
16	A14	Address
		14
17	A15	Address

18 19	EAU DIO A7	15 EAudio ? ?? Address 7	
20	A6	Address 6	
21	A5	Address 5	
22	A4	Address 4	
23	A3	Address 3	
24	A2	Address 2	
25	A1	Address 1	
26	A0	Address 0	
27	D0	Data 0	
28	D1	Data 1	
29	D2	Data 2	
30	Gnd	Gnd	
31	IRQ	Interrupt	
32	CLK2	••••	
<b>o</b> <i>i</i>	., , .	2???	
Contributor: Joakim Öaren			

Contributor: <u>Joakim Ögren</u>

Source: Classic Atari 2600/5200/7800 Game Systems FAQ

#### Atari 7800 Expansion Connector




	С	
13	MLUM	Maria Luminance Bit 1
14	, MLUM 2	Maria Luminance Bit 2
15	-	Maria Color Phase Angle
		Input to the 6502
17	AUDI	Audio
	0	
18	GND	Ground

Contributor: <u>Joakim Ögren</u>

Source: <u>Classic Atari 2600/5200/7800 Game Systems FAQ</u>, Pinout by Harry Dodgson

#### Atari Cartridge Port Connector



## **Atari Cartridge Port**



(At the Computer)



(At the Devices)

40 PIN EDGE ?? at the Computer. 40 PIN EDGE ?? at the Devices.

- Pin Na Description me
- 1 +5V +5 VDC
- 2 +5V +5 VDC
- 3 D14 Data 14
- 4 D15 Data 15
- 5 D12 Data 12
- 5 DIZ Data IZ
- 6 D13 Data 13
- 7 D10 Data 10
- 8 D11 Data 11
- 9 D8 Data 8
- 10 D9 Data 9
- 11 D6 Data 6
- 12 D7 Data 7
- 13 D4 Data 4
- 14 D5 Data 5
- 15 D2 Data 2
- 16 D3 Data 3
- 17 D0 Data 0
- 18 D1 Data 1
- 19 A13 Address 13


32	A3	Address 11 Address 4 ROM Select 3 Address 3	
	RS4		
34	A2	Address 2	
35	UDS	Upper Data Strobe	
36	A1	Address 1	
37	LDS	Lower Data	
		Strobe	
38	GN D	Ground	
39	GN D	Ground	
40	GN D	Ground	
Contributor: Joakim Ögren. Lawrence			

Contributor: Joakim Ögren, Lawrence Wright, Steve & Sally Blair

Source: ?

### GameBoy Cartridge Connector

(At the GameBoy)



## **GameBoy Cartridge**

Available on the Nintendo GameBoy.



UNKNOWN CONNECTOR at the GameBoy.

Pin	Nam	Description
	e	Becchiption
1		+5 VDC
2	?	? Connected on Gameboy, but not used on
_	•	GamePaks.
3	/	Reset
	RES	
	ΕT	
4	/WR	Write
5	?	? Used by paging PAL on high capacity
		GamePaks.
6	A0	Address 0
7	A1	Address 1
8	A2	Address 2
9	A3	Address 3
10	A4	Address 4
11	A5	Address 5
12	A6	Address 6
13	A7	Address 7
14	A8	Address 8
15	A9	Address 9
16	A10	Address 10
17	A11	Address 11


- 18 A12 Address 12
- 19 A13 Address 13
- 20 A14 Address 14
- 21 /CS Chip Select
- 22 D0 Data 0
- 23 D1 Data 1
- 24 D2 Data 2
- 25 D3 Data 3
- 26 D4 Data 4
- 27 D5 Data 5
- 28 D6 Data 6
- 29 D7 Data 7
- 30 /RD Read
- 31 ? ? Connected on Gameboy, but not used on Game-Paks.
- 32 GND Ground

Contributor: <u>Joakim Ögren</u>

Source: Nintendo GameBoy FAQ, Pinout by Peter Knight & Josef Mollers


This is the URL for the WWW page: http://www.freeflight.com/fms/stuff/gameboy.faq Open this address in your WWW browser.

#### **MSX Expansion Connector**



9	/M1	CPU fetches first part of instruction from memory.		
10	/ BUSDI R	NC, was used to control the data direction.		
11	r /IORQ	I/O request signal. (Address=Port)		
12	/ MREQ	Memory request signal. (Address=Address)		
13	/WR	Write signal (strobe)		
14	/RD	Read signal (strobe)		
15	/ RESE T	Reset		
16 17	n/c A0	- Not connected. Address 0		
18	A1	Address 1		
19	A2	Address 2		
20	A3	Address 3		
21	A4	Address 4		
22	A5	Address 5		
23	A6	Address 6		
24	A7	Address 7		
25	A8	Address 8		


26	A9	Address 9
27	A10	Address 10
28	A11	Address 11
29	A12	Address 12
30	A13	Address 13
31	A14	Address 14
32	A15	Address 15
33	D0	Data 0
34	D1	Data 1
35	D2	Data 2
36	D3	Data 3
37	D4	Data 4
38	D5	Data 5
39	D6	Data 6
40	D7	Data 7
41	GND	Ground
42	CLOC K	CPU clock, 3.579 MHz
43	GND	Ground



Note: Direction is Computer relative Peripheral. Contributor: Joakim Ögren

Source: Mayer's SV738 X'press I/O map

### Vic 20 Memory Expansion Connector



U	I/O 3	Decoded I/O block 3, starting at \$9140
V	S02	•
W	/NMI	Non maskable Interrupt
Х	/	6502 Reset
	RES	
	ET	
Y	n/c	Not connected
Z	GND	
1	GND	
2 3	CD0 CD1	
3 4		Data 1 Data 2
4 5		Data 3
6		Data 4
7		Data 5
8		Data 6
9		Data 7
10	/BLK	
	1	\$3fff)
11	/BLK	BLK 2 (Memory location \$4000 -
	2	\$5fff)
12		BLK 3 (Memory location \$6000 -
	3	\$7fff)
13	/BLK	
4.4	5	\$bfff)
14	RAM	
15	1 DAM	\$07ff) RAM 2 (Memory location \$0800 -
15	RAIVI 2	
16		RAM 3 (Memory location \$0c00 -
10	3	\$0fff)
17	V	
••	R/W	
18	С	,
	R/W	
19	/IRQ	6502 Interrupt Request

#### 20 n/c Not connected

21 +5V +5 VDC


22 GND Ground

Contributor: Joakim Ögren

Sources: <u>Inside your Vic 20</u> by <u>Ward Shrake</u> Sources: "The Vic Revealed" by Nick Hampshire, 1982, Hayden Book Co, Inc. Sources: "Vic20 Programmer's Reference Guide", 1992, Commodore Business, Machines, Inc. and Howard W. Sams & Company, Inc.

This is the URL for the WWW page: http://ccnga.uwaterloo.ca/pub/cbm/vic-20/cartgrab.txt Open this address in your WWW browser. This the e-mail address: wardshrake@aol.com Choose this address in your e-mail reader.

### C64 Cartridge Expansion Connector



## C64 Cartridge Expansion



(At the computer)

44 PIN FEMALE EDGE at the computer.

		EDGE at the computer.
Pin	Name	Description
1	GND	Ground
2	+5V	+5 Volts DC
3	+5V	+5 Volts DC
2 3 4 5	/IRQ	Interrupt Request
	/CR/W	
6		Dot Clock
	LK	
7	I/O 1	
8	/	Game
	GAME	
9	/	
	EXRO	
	Μ	
10	I/O 2	
11	/	ROM Low
	ROML	
12	BA	
13	/DMA	
14	CD7	Cartridge Data 7
15	CD6	Cartridge Data 7
16	CD5	Cartridge Data 7
17	CD4	Cartridge Data 7
18	CD3	Cartridge Data 7
19	CD2	Cartridge Data 7
10		


20 21 22	CD1 CD0 GND	Cartridge Data 7 Cartridge Data 7 Ground
A B	GND / ROM	Ground ROM High
С	H / RESE T	Reset
D	/NMI	Non Maskable Interrupt
Е	S02	·
F	CA15	Cartridge Address 15
Н	CA14	Cartridge Address
J	CA13	Cartridge Address
K	CA12	Cartridge Address
L	CA11	Cartridge Address
Μ	CA10	Cartridge Address
Ν	CA9	Cartridge Address
Ρ	CA8	Cartridge Address
R	CA7	Cartridge Address
S	CA6	, Cartridge Address 6
Т	CA5	Cartridge Address 5
U	CA4	Cartridge Address

		4
V	CA3	Cartridge Address
		3
W	CA2	Cartridge Address
		2
Х	CA1	Cartridge Address
		1
Y	CA0	Cartridge Address
		0
Z	GND	Ground

Contributor: Joakim Ögren, Arwin Vosselman

Source: Commodore 64 Programmer's Reference Guide

#### **C64 User Port Connector**



### C64 User Port



(At the computer)

24 PIN MALE EDGE (DZM 12 DREH) at the computer.

Pin		Description
1	GND	Ground
2	+5V	+5 VDC (100 mA max)
3	/	Reset, will force a Cold Start. Also a reset output for
	RESE	devices.
	Т	
4	CNT1	Counter 1, from CIA #1
5	SP1	Serial Port 1, from CIA #1
6	CNT2	Counter 2, from CIA #2
7	SP2	Serial Port 2, from CIA #2
8	/PC2	Handshaking line, from CIA #2
9	ATN	Serial Attention In
10	+9V	+9 VAC (+ phase) (100 mA max)
	AC	
11	+9V	+9 VAC (- phase) (100 mA max)
	AC	
12	GND	Ground
А	GND	Ground
В	/	Flag 2
	FLAG	5
	2	
С	PB0	Data 0
D	PB1	Data 1
Ē	PB2	Data 2
_		

F	PB3	Data 3
Н	PB4	Data 4
J	PB5	Data 5
Κ	PB6	Data 6
L	PB7	Data 7
Μ	PA2	PA2
N I		

N GND Ground


Contributor: Joakim Ögren, Nikolas Engström, Arwin Vosselman, Jestin Nesselroad

Source: Commodore 64 Programmer's Reference Guide

This the e-mail address: nikolas.engstrom@pop.landskrona.se Choose this address in your e-mail reader.

### C128 Expansion Bus Connector

(At the computer)



## C128 Expansion Bus

Available at the Commodore 128.



44 PIN FEMALE EDGE at the computer.


Pin	Name	Description
1	GND	System Ground
2	+5V	System Vcc
3	+5V	System Vcc
4	/IRQ	Interrupt request
5	R/W	System Read/Write Signal
6	DCloc k	8.18MHz Video Dot Clock
7	I/O1	I/O Chip select \$de00-deff
8	1	Sensed for memory map
	GAM	configuration
	Е	C .
9	/	Sensed for memory map
	EXR	configuration
	OM	<b>C</b>
10	I/O2	I/O Chip select \$df00-dfff
11	1	External ROM select \$8000-Bfff
	ROM	
	L	
12	BA	Bus available output
13	/DMA	Direct memory access input
14	D7	Data bit 7
15	D6	Data bit 6

16 17 18 19 20 21 22	D5 D4 D3 D2 D1 D0 GND	Data bit 5 Data bit 4 Data bit 3 Data bit 2 Data bit 1 Data bit 0 System Ground
A B	GND / ROM H	System Ground External ROM Select \$c000-ffff
С	/ RESE T	System Reset Signal
D	/NMI	Non-Maskable Interrupt
E	1MHz	System 1MHz clock
F	TA15	Translated address bit 15
Н	TA14	Translated address bit 14
J	TA13	Translated address bit 13
K	TA12	Translated address bit 12
L	TA11	Translated address bit 11
Μ	TA10	Translated address bit 10
Ν	TA9	Translated address bit 9
Р	TA8	Translated address bit 8
R	SA7	Shared address bit 7
S	SA6	Shared address bit 6
Т	SA5	Shared address bit 5
U	SA4	Shared address bit 4
V	SA3	Shared address bit 3
W	SA2	Shared address bit 2
Х	SA1	Shared address bit 1
Y	SA0	Shared address bit 0
Z	GND	System Ground
Contribut	tor <sup>.</sup> Roh Gil	1

Contributor: <u>Rob Gill</u>

Source: Commodore 128 Programmers reference guide.

### C16/+4 Expansion Bus Connector



## C16/C116/+4 Expansion Bus

Available on Commodore C16, C116 and +4 computers.



(At the Computer)

50 PIN FEMALE EDGE (2 mm pitch) at the Computer.

- Pin Nam Description e
- 1 GND Ground
- 2 +5V +5 VDC
- 3 +5V +5 VDC
- 4 /IRQ Interrupt
- 5 R/W Read/Write (1=Read, 0=Write)
- 6 C1HI External Cartridge Chip Selects C1 High GH
- 7 C2LO External Cartridge Chip Selects C2 Low W (reserved)
- 8 C2HI External Cartridge Chip Selects C2 High GH (reserved)
- 9 /CS1 Chip Select Line 1
- 10 /CS0 Chip Select Line 0
- 11 /CAS Column Address Strobe
- 12 MUX DRAM address multiplex control signal
- 13 BA Bus Available (Low=DMA)
- 14 D7 Data 7
- 15 D6 Data 6
- 16 D5 Data 5
- 17 D4 Data 4
- 18 D3 Data 3

19 20 21 22 23 24 25 A B	EAI PHI 2 GND GND	Data 0 Address Enable Code External Audio In Artificial Phi 2 signal Ground
С	/ RES ET	Reset
D		Row Address Strobe
Е	PHI 0	Artificial Phi 0 Signal
F		Address 15
Н	A14	Address 14
J	A13	Address 13
K	A12	Address 12
L	A11	Address 11
Μ	A10	Address 10
Ν	A9	Address 9
Ρ	A8	Address 8
R	A7	Address 7
S	A6	Address 6
Т	A5	Address 5
U	A4	Address 4
V	A3	Address 3
W	A2	Address 2
X	A1	Address 1
Y	A0	Address 0
Z	n/c	Not connected
AA	n/c	Not connected
BB	n/c	Not connected
CC	GND	Ground


PHI 2: Address valid on the rising edge, data valid on the falling edge

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Usenet posting in comp.sys.cbm, <u>Pinout specs for cbm machines needed</u> by <u>Lonnie McClure</u> Sources: SAMS Computerfacts CC8 Commodore 16. Sources: Article in C'T September 1986.

This the e-mail address: Imcclure@delphi.com Choose this address in your e-mail reader.

#### +4 User Port Connector



## +4 User Port

Available on Commodore +4 computer.



(At the Computer)

UNKNOWN CONNECTOR at the Computer. **Pin Name Description** 


Pin	Name	Description
1	GND	Ground
2	+5V	+5 VDC
3	/	?
	BRES	
	ET	
4	P2/	Data 2/Cassette
	CSE	Sense
5	P3	Data 3
6	P4	Data 4
7	P5	Data 5
8	RxC	Receive Clock
9	ATN	Attention?
10	+9V	+9 VAC
11	+9V	+9 VAC
12	GND	Ground
А	GND	Ground
В	P0	Data 0
С	RxD	Receive Data
D	RTS	Request to Send
Е	DTR	Data Terminal
		Ready
F	P7	Data 7

- G DCD Data Carrier Detect
- H P6 Data 6
- I CTS Clear to Send
- J DSR Data Set Ready
- K TxD Transmit Data
- L GND Ground

Contributor: Joakim Ögren, Arwin Vosselman

Sources: Usenet posting in comp.sys.cbm, <u>Pinout specs for cbm machines needed</u> by <u>Lonnie McClure</u> Sources: SAMS Computerfacts CC8 Commodore 16.

### **CDTV Diagnostic Slot Connector**



## **CDTV Diagnostic Slot**



(At the computer)

80 PIN ??? CONNECTOR at the computer.

Pin Name	Description
----------	-------------

- 1 GND Ground
- 2 GND Ground
- 3 VCC +5 VDC
- 4 VCC +5 VDC
- 5 / Configout AutoConfig signal (not connected) CFGO
  - UT
- 6 / Configin AutoConfig signal (grounded)
- CFGIN
- 7 GND Ground
- 8 CCKQ 3.58 MHz CCKQ clock (C3)
- 9 CDAC 7.16 MHz CDAC clock (90° before system clock)
- 10 CCK 3.58 MHz CCK clock (C1)
- 11 /OVR Override (Disables /DTACK generation of Gary)
- 12 XRDY External Ready (Generates wait states while low).
- 13 /INT2 Level 2 Interrupt
- 14 n/c not connected
- 15 A5 Address Bus 5
- 16 /INT6 Level 6 Interrupt
- 17 A6 Address Bus 6
- 18 A4 Address Bus 4
- 19 GND Ground
- 20 A3 Address Bus 3

22 23 24 25 26 27 29 30 31 23 34 35 37 38 39 40 41 42 43 44 45 46 47	A9 /FC1 A10 /FC2 A11 GND A12 A13 /IPL0 A14 /IPL1 A15 /IPL2 A16 /BERR A17 /VPA GND E	Address Bus 15
43	GND	Ground
	/HLT	Halt
	A20	Address Bus 20
		Address Bus 22
	A21	Address Bus 21
	A23	Address Bus 23
54	/BR	Bus Request
	GND	Ground
56	/	Bus Grant Acknowledge
	, BGAC	


57 58 59 60	K D15 /BG D14 / DTAC K	Data Bus 15 Bus Grant Data Bus 14 Data Transfer Acknowledge (normally asserted by Gary)
61	D13	Data Bus 13
62	R/W	Read/Write (high=read, low=write)
63	D12	Data Bus 12
64	/LDS	Lower Data Strobe
65	D11	Data Bus 11
66	/UDS	Upper Data Strobe
67	GND	Ground
68	/AS	Address Strobe
69	D0	Data Bus 0
	D10	Data Bus 10
71	D1	Data Bus 1
72	D9	Data Bus 9
73	D2	Data Bus 2
74	D8	Data Bus 8
75	D3	Data Bus 3
76	D7	Data Bus 7
77	D4	Data Bus 4
78	D6	Data Bus 6
79	GND	Ground
80	D5	Data Bus 5
Note	e: Pin 7-80	is equivalent with the Amiga 500's pin 13-86 at the 86 pin Amiga 500

connector.

Contributor: <u>Joakim Ögren</u>

Source: Darren Ewaniuk's CDTV Technical Information

#### **CDTV Expansion Slot Connector**




17	/IOR	I/O Read			
18	/IOW	I/O Write			
19	A8	Address Bus 8			
20	7M	7.16 MHz System			
		Clock			
21	A6	Address Bus 6			
22	A7	Address Bus 7			
23	A4	Address Bus 4			
24	A5	Address Bus 5			
25	A2	Address Bus 2			
26	A3	Address Bus 3			
27	/	+5 VDC			
	IFRS				
	Т				
28	A1	Address Bus 1			
29	GND	Ground			
30	GND	Ground			
Contributor: <u>Joakim Ögren</u>					

Source: Darren Ewaniuk's CDTV Technical Information

### **PC-Engine Cartridge Connector**

(At the PC Engine)



# **PC-Engine Cartridge**

Available on the PC Engine.



UNKNOWN CONNECTOR at the PC Engine.

Pin	Na	Descriptio				
	me	n				
1	?					
2	?					
3	A18 ?	Address 18				
4	A16	Address 16				
5	A15	Address 15				
6	A12	Address 12				
7	A7	Address 7				
8	A6	Address 6				
9	A5	Address 5				
10	A4	Address 4				
11	A3	Address 3				
12	A2	Address 2				
13	A1	Address 1				
14	A0	Address 0				
15	D0	Data 0				
16	D1	Data 1				
17	D2	Data 2				
18	GN D	Ground				
19	D3	Data 3				

20 21 22 23 24	D4 D5 D6 D7 /CE	Data 4 Data 5 Data 6 Data 7 Chip Select
25	A10	Address 10
26	/OE	Output
		Enable
27	A11	Address 11
28	A9	Address 9
29	A8	Address 8
30	A13	Address 13
31	A14	Address 14
32	A17	Address 17
33	A19 ?	Address 19
34	R/W	Read/Write
35	?	
36	?	
37	?	
38	+5V	+5 VDC

*Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.* 

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout by David Shadoff

This the e-mail address: daves@interlog.com Choose this address in your e-mail reader.

### **SNES Cartridge Connector**



## **SNES** Cartridge

Available on the Nintendo SNES.

+										/	//										-+
										/	/										
1	32	33	34	35		36	37	38	39	40 //	153	55	56	57	58		59	60	61	62	
1	01	02	03	04		05	06	07	08	09//	22	24	25	26	27		28	29	30	31	
1	0 1	02	00	01	I	00	00	0 /	00	0 5 / /		~ 1	20	20	2 /	1	20	2 2	00	0 ±	1
										11											

CONNECTOR

(At the SNES)

UNK	NOWN CONNEC	CTOR at the SNES.
Pin	Name	Descriptio
		n
1		
2		
3		
4		
5	GND	Ground
6	A11	Address 11
7	A10	Address 10
8	A9	Address 9
9	A8	Address 8
10	A7	Address 7
11	A6	Address 6
12	A5	Address 5
13	A4	Address 4
14	A3	Address 3
15	A2	Address 2
16	A1	Address 1
17	A0	Address 0
18	/IRQ	Interrupt

<ol> <li>19</li> <li>20</li> <li>21</li> <li>22</li> <li>23</li> <li>24</li> <li>25</li> <li>26</li> <li>27</li> <li>28</li> <li>29</li> <li>30</li> <li>31</li> <li>32</li> <li>33</li> <li>34</li> <li>35</li> </ol>	D0 D1 D2 D3 /READ CIC CIC /RAM ENABLE VCC	Data 0 Data 1 Data 2 Data 3 Read ? ? RAM Enable +5 VDC
36	GND	Ground
37	A12	Address 12
38	A13	Address 13
39 40	A14 A15	Address 14 Address 15
40 41	A15 A16	Address 16
42	A10 A17	Address 17
43	A18	Address 18
44	A19	Address 19
45	A20	Address 20
46	A21	Address 21
47	A22	Address 22
	A23	Address 23
49	/ROM	ROM
50	ENABLE	Enable
50 51	D4 D5	Data 4 Data 5
51 52	D5 D6	Data 5 Data 6
52 53	D0 D7	Data 7
00		


54	/WRITE	Write			
55	CIC	?			
56	CIC	?			
57	n/c	Not			
		connected			
58	VCC	+5 VDC			
59					
60					
61					
62					
Contributor: <u>Joakim Ögren</u>					

Source: Video Games FAQ (Part 3), Pinout by Thomas Rolfes

This the e-mail address: rolfes@uni-muenster.de Choose this address in your e-mail reader.

### **TG-16 Cartridge Connector**

(At the TG-16)



# **TG-16 Cartridge**

Available on the TG-16.



UNKNOWN CONNECTOR at the TG-16.

Pin	Na	Descriptio
	me	n
1	?	
2	?	
3	A18	Address 18
	?	
4	A16	Address 16
5	A15	Address 15
6	A12	Address 12
7	A7	Address 7
8	A6	Address 6
9	A5	Address 5
10	A4	Address 4
11	A3	Address 3
12	A2	Address 2
13	A1	Address 1
14	A0	Address 0
15	D7	Data 7
16	D6	Data 6
17	D5	Data 5
18	GN	Ground
	D	
19	D4	Data 4


20 21 22 23 24	D3 D2 D1 D0 /CE	Data 3 Data 2 Data 1 Data 0 Chip Select
25	A10	Address 10
26	/OE	Output
		Enable
27	A11	Address 11
28	A9	Address 9
29	A8	Address 8
30	A13	Address 13
31	A14	Address 14
32	A17	Address 17
33	A19 ?	Address 19
34	R/W	Read/Write
35	?	
36	?	
37	?	
38	+5V	+5 VDC

*Pin 1 is the short pin on the left (if the card is to inserted forwards) Pin 38 is the long pin on the right.* 

Contributor: Joakim Ögren

Source: Video Games FAQ (Part 3), Pinout by David Shadoff

### ZX Spectrum AY-3-8912 Connector



20	BC1	?
21	D7	Data 7
22	D6	Data 6
23	D5	Data 5
24	D4	Data 4
25	D3	Data 3
26	D2	Data 2
27	D1	Data 1
28	D0	Data 0


Contributor: Joakim Ögren

Source: ZX Spectrum FAQ

This is the URL for the WWW page: http://users.ox.ac.uk/~uzdm0006/Damien/speccy/pinouts.html Open this address in your WWW browser.

### **ZX Spectrum ULA Connector**

(At the computer)



# **ZX Spectrum ULA**

Can be found at Sinclair ZX Spectrum's, I think



UNKNOWN CONNECTOR at the computer.

	Name	Description
1		
2	/WR	Write
3	/RD	Read
4	/WE	Write Enable
5	A0	Address 0
6	A1	Address 1
7	A2	Address 2
8	A3	Address 3
9	A4	Address 4
10	A5	Address 5
11	A6	Address 6
12	/INT	Interrupt
13	+5V	+5 VDC (One of the +5V is decoupled through a RC-low-
	/	pass.)
14	+5V	+5 VDC (One of the +5V is decoupled through a RC-low-
4 5		pass.)
15	U	Color-difference signals.
16	V	Color-difference signals.
17	/Y	Inverted Video+Sync.
18	D0	Data 0
19	T0	Keyboard Data 0
20	T1	Keyboard Data 1


	D1 D2 T2	Data 1 Data 2 Keyboard Data 2
24	Т3	Keyboard Data 3
25	D3	Data 3
26	T4	Keyboard Data 4
27	D4	Data 4
28	SOUN	Analog-I/O-line for beep, save and load.
	D	
29	D5	Data 5
30	D6	Data 6
31	D7	Data 7
32	CLOC	The clock-source to the CPU including the inhibited T-
	K	states.
33	/IO-	(A0(CPU) OR /IORQ) for the I/O-port FEh
	ULA	
34	/ROM	ROM ChipSelect
	CS	
35	/RAS	Row Address Strobe
36	A14	Address 14
37	A15	Address 15
38	/MREQ	???
39	Q	The 14 MHz crystal. Other side grounded through
		capacitor.


### 40

Contributor: Joakim Ögren


Source: ZX Spectrum FAQ

#### Spectravideo SVI318/328 Expansion Bus Connector






29	W /WR		Z80 WR
30	/MREQ		Z80 MREQ
31	/IORQ		Z80 IORQ
32	/RD		Z80 RD
33	D0	/ 0	Buffered Data Bus
34	D1	U  / 0	"
35	D2	U  / 0	п
36	D3	U  / 0	II
37	D4	I/	II
38	D5	0  / 0	"
39	D6	0  / 0	"
40	D7	0  / 0	"
41	CSOU ND		Audio input signal
42	/INT		Z80 INT
43	/ RAMDI S		Disable user RAM
44	s / ROMDI S		Disable basic ROM



Contributor: <u>Rob Gill</u>

Source: SVI 328 Mk II User Manual

Spectravideo SVI318/328 Game Cartridge Connector



## Spectravideo SVI318/328 Game Cartridge



(At the computer)

30 PIN FEMALE EDGE at the computer.

#### Pin Na


- me
- +5v 1
- 2 +5v
- 3 A7
- 4 A12
- 5 A6
- 6 A13
- 7 A5
- 8 A8
- 9 A4
- 10 A9
- A3 11
- 12 A11
- 13 A10
- 14 A2
- 15 A0
- 16 A1
- 17 D0
- 18 D7 19 D1
- D6
- 20
- 21 D2
- 22 D5
- 23 D3

24	D4
25	CCS
	3
26	CCS
	4
27	CCS
	1
28	CCS
	2
29	GN
	D
30	GN
	D

Contributor: <u>Rob Gill</u>

Source: SVI 328 mk II user manual

#### **MIDI Out Connector**



# **MIDI** Out

MIDI=Musical Instrument Digital Interface.



(At the peripheral)




(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Pin	Na	Description
	me	
1	n/c	Not
		connected
2	GN	Ground
	D	
3	n/c	Not
		connected
4	CSI	Current
	NK	Sink
5	CSR	Current
	С	Source
Contr	ibutor: <u>Jo</u>	<u>akim Ögren</u>

Source: ?

### **MIDI In Connector**



## **MIDI In**

MIDI=Musical Instrument Digital Interface.



(At the peripheral)



(At the cable)

5 PIN DIN 180° (DIN41524) FEMALE at the peripheral. 5 PIN DIN 180° (DIN41524) MALE at the cable.

Pin	Na	Description
	me	
1	n/c	Not
		connected
2	n/c	Not
		connected
3	n/c	Not
		connected
4	CSR	Current
	С	Source
5	CSI	Current
	NK	Sink
Contributor: <u>Joakim Ögren</u>		
Source: ?		

#### **Minuteman UPS Connector**



# **Minuteman UPS**

Is the directions right???

CONNECTOR

(At the UPS)

9 PIN D-SUB ??? at the UPS.

#### **Pin Description**

- 1 Unused
- 2 Battery power
- 3 Unused
- 4 Common (same as 7)
- 5 Low battery
- 6 RS-232 level shutdown
- 7 Common (same as 4)
- 8 Ground level shutdown (A500 and above, reserved on <A500)
- 9 Reserved


Pins 2 and 5 are connected to Common when they are true.

On pin 6, an rs-232 high level (>9V) will shutdown, when running off the battery. On pin 8, shorting to ground will shutdown.

Contributor: Joakim Ögren

Source: Tommy's pinout Collection by Tommy Johnson

### **C64 Power Supply Connector**



# **C64 Power Supply**

Available at the Commodore 64.



6 ••• 1 (At the computer)

7 PIN DIN 'O' FEMALE at the computer.

#### Pin Name

- 1 Shield Ground
- 2 Shield
- Ground
- 3 Shield Ground
- 4 nc
- 5 +5v In
- 6 9Vac in
- 7 9Vac in

Contributor: Rob Gill


Source: Commodore 64 Programmers Reference Guide

#### **Amstrad CPC6128 Stereo Connector**



CONNECTOR

(At the computer)



### **Connector Top 10 Menu**



This is not exactly 10 entries, but the most common connectors. If you don't find what you are searching for here, look at the <u>full list</u>.

What does the information that is listed for each connector mean? See the tutorial.

### **Buses:**

- ISA (Technical)
- EISA (Technical)
- <u>PCI</u> <u>(Technical)</u>
- VESA LocalBus (VLB) (Technical)

### In/Out:

- <u>Serial (PC 9)</u>
- Serial (PC 25)
- Parallel (PC)
- <u>Centronics Printer</u>

### Video:

- <u>VGA (15)</u>
- <u>VGA (9)</u>
- <u>Amiga Video</u>

### Joystick/Mouse:

- Gameport (PC)
- Mouse/Joy (Amiga)

### **Diskdrive:**

Internal Diskdrive

### Keyboard:

- Keyboard (5 PC)
- Keyboard (6 PC)

### Data storage interfaces:

- <u>SCSI Internal</u>
- SCSI External Centronics 50
- <u>SCSI External (Amiga/Mac)</u>

- IDE Internal
- ATA Internal

### **Memories:**

- <u>SIMM 30-pin</u> <u>SIMM 72-pin</u> •
- •

### Home audio/video:

• <u>SCART</u>

## **Networking:**

• Ethernet 10Base-T Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

#### **Cable Menu**



What does the information that is listed for each connector mean? See the tutorial.

## Nullmodem:

- Nullmodem (9p to 9p)
- <u>Nullmodem (9p to 25p)</u>
- <u>Nullmodem (25p to 25p)</u>
- Mac to C64 Nullmodem

## Modem:

- <u>Modem (9p to 25p)</u>
- Modem (25p to 25p)
- <u>Two-Wire Modem (9p to 25p)</u>
- <u>Two-Wire Modem (25p to 25p)</u>
- Macintosh Modem (With DTR)
- <u>Macintosh Modem (Without DTR)</u>
- RocketPort Serial (25) Cable



## **Printer:**

•

<u>Centronics Printercable</u>

Modem (9p to 15p)

- <u>Serial Printer (9p to 25p)</u>
- <u>Serial Printer (25p to 25p)</u>
- <u>C64 Centronics Printer</u>

## Parallel:

- LapLink/InterLink Parallel
- <u>ParNet Parallel</u>
- <u>64NET</u>
- <u>GEOCable</u>

### **Misc Serial:**

- <u>Cisco Console (9p)</u>
- <u>Cisco Console (25p)</u>
- <u>Conrad Electronics MM3610D (9p)</u>

- <u>Conrad Electronics MM3610D (25p)</u>
- <u>Mac to HP48</u>

## Loopback plugs:

- Parallel Port Loopback (Norton)
- Parallel Port Loopback (CheckIt)
- <u>Serial Port Loopback (9p Norton)</u>
- <u>Serial Port Loopback (25p Norton)</u>
- <u>Serial Port Loopback (9p Checklt)</u>
- <u>Serial Port Loopback (25p Checklt)</u>

## Data storage:

- Floppy cable
- IDE cable
- <u>SCSI cable (Amiga/Mac)</u>
- SCSI Cable (D-Sub to Hi D-Sub)
- ST506/412 cable
- ESDI cable
- Paravision SX1 to IDE

## TV/Video/Monitor:

- <u>Video to TV SCART cable</u>
- <u>Amiga to SCART cable</u>
- <u>9 to 15 pin VGA cable</u>
- <u>Amiga to C1084 Monitor cable</u>
- C128/C64C to CBM 1902A Monitor cable
- <u>C128/C64C to SCART (S-Video) cable</u>
- <u>NeoGeo to SCART cable</u>

## Networking:

<u>Ethernet 10/100Base-T Crossover cable</u>



- <u>Ethernet 10/100Base-T Straight Thru cable</u>
- <u>Ethernet 100Base-T4 Crossover cable</u>

### Misc:

- ParaLoad cable
- X1541 cable
- <u>MIDI cable</u>
- <u>Misc unsupported cables</u>

Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

**Cable Tutorial** 



# Short tutorial

## Heading

First at each page there a short heading describing the cable.

## **Pictures of the connectors**

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.



There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:




(To the computer)

Normally are one or more pictures. **These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened.** Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



(To the Computer)



## Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

25 PIN D-SUB MALE to the Computer

36 PIN CENTRONICS MALE to the Printer.

## Pin table

The pin table is perhaps the information you are looking for. Should be simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	25-	36-
	DSub	Cen
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4
Data Bit 3	5	5
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9

... ...

### **Contributor & Source**

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

. . .

### Nullmodem (9-9) Cable



# Nullmodem (9-9) Cable

Use this cable between two <u>DTE</u> devices (for instance two computers).





(To Computer 2).

9 PIN D-SUB FEMALE to Computer 1. 9 PIN D-SUB FEMALE to Computer 2.

	D-Sub	D-Sub	
	1	2	
Receive Data	2	3	Transmit Data
Transmit Data	3	2	Receive Data
Data Terminal Ready	4	6+1	Data Set Ready + Carrier
			Detect
System Ground	5	5	System Ground
Data Set Ready + Carrier	6+1	4	Data Terminal Ready
Detect			
Request to Send	7	8	Clear to Send
Clear to Send	8	7	Request to Send

Note: DSR & CD are jumpered to fool the programs to think that they are online. Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson, Don Rifkin

Source: ?

This the e-mail address: drew@ss.org Choose this address in your e-mail reader. This the e-mail address: Don.Rifkin@mci.com Choose this address in your e-mail reader.

### Nullmodem (9-25) Cable



# Nullmodem (9-25) Cable

Use this cable between two  $\underline{DTE}$  devices (for instance two computers).





9 PIN D-SUB FEMALE to Computer 1. 25 PIN D-SUB FEMALE to Computer 2.

•	D-Sub 9	D-Sub 25	
Receive Data	2	2	Transmit Data
Transmit Data	3	3	Receive Data
Data Terminal Ready	4	6+8	Data Set Ready + Carrier Detect
System Ground	5	7	System Ground
Data Set Ready + Carrier Detect	6+1	20	Data Terminal Ready
Request to Send	7	5	Clear to Send
Clear to Send	8	4	Request to Send

(To Computer 2).

Note: DSR & CD are jumpered to fool the programs to think that they are online.

Contributor: Joakim Ögren, Drew Sullivan, Niklas Edmundsson, Don Rifkin

Source: ?

### Nullmodem (25-25) Cable



# Nullmodem (25-25) Cable

Use this cable between two  $\underline{DTE}$  devices (for instance two computers).



CONNECTOR

(To Computer 2).

25 PIN D-SUB FEMALE to Computer 1.
25 PIN D-SUB FEMALE to Computer 2.

	D-Sub	D-Sub	
	1	2	
Receive Data	3	2	Transmit Data
Transmit Data	2	3	Receive Data
Data Terminal Ready	20	6+8	Data Set Ready + Carrier
			Detect
System Ground	7	7	System Ground
Data Set Ready + Carrier	6+8	20	Data Terminal Ready
Detect			-
Request to Send	4	5	Clear to Send
Clear to Send	5	4	Request to Send
Note: DSR & CD are jumpered to fool	the prograu	ns to think	that they are online


Note: DSR & CD are jumpered to fool the programs to think that they are online.

Contributor: <u>Joakim Ögren</u>, <u>Drew Sullivan</u>, <u>Niklas Edmundsson</u>, <u>Don Rifkin</u>, <u>Richard Marker</u>

Source: ?


This the e-mail address: richmarker@aol.com Choose this address in your e-mail reader.

### Mac to C64 Nullmodem Cable



# Mac to C64 Nullmodem Cable

The RS-232 standard on the C64 is a little bit strange. It uses inverted TTL level for the signals. The RS-422 ports on the Macintosh has both an inverted and non-inverted input. By using the inverted instead of non-inverted the inverted C64 level is back to normal.




(To the C64). 8 PIN MINI-DIN MALE to the Macintosh. DZM 12 DREH to the C64 UserPort. Mac C64 1+12+A GND GND+RX 4+5 D-+N RXD+ Μ TXD (PA2) 8 TXD+ 6 B+C RXD (FLAG2+PB0) **RTS+DTR** D+E (PB1+PB2)

Contributor: Joakim Ögren, Pierre Olivier

Source: Usenet posting in comp.sys.cbm, <u>A very simple C64 to Macintosh serial cable</u> by <u>Chris Baird</u>

This is the URL for the WWW page: http://stekt.oulu.fi/~jopi/electronics/cbm/C64\_to\_mac Open this address in your WWW browser. This the e-mail address: c8923075@cs.newcastle.edu.au Choose this address in your e-mail reader.

### Modem (9-25) Cable



# Modem (9-25) Cable

This cable should be used for <u>DTE to DCE</u> (for instance computer to modem) connections with hardware handshaking.



9 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

Fema Ma Di le le r Shield 1 **Transmit Data** 2 3 **Receive Data** 3 2 Request to Send 7 4 Clear to Send 8 5 Data Set Ready 6 6 System Ground 7 5 8 **Carrier Detect** 1

(To Modem).

Data Terminal	4	20	
Ready			
Ring Indicator	9	22	

Contributor: Joakim Ögren, Søren Graversen

Source: ?

This the e-mail address: graver@post1.tele.dk Choose this address in your e-mail reader.

### Modem (25-25) Cable



# Modem (25-25) Cable

This cable should be used for  $\underline{\text{DTE to DCE}}$  (for instance computer to modem) connections with hardware handshaking.



25 PIN D-SUB FEMALE to the Computer 25 PIN D-SUB MALE to the Modem

Fema Ma Di le le r Shield Ground 1 1 **Transmit Data** 2 2 **Receive Data** 3 3 Request to Send 4 4 Clear to Send 5 5 Data Set Ready 6 6 System Ground 7 7 **Carrier Detect** 8 8


(To Modem).

Data Terminal	20	20	
Ready			
Ring Indicator	22	22	

Contributor: Joakim Ögren, Søren Graversen


Source: ?

### Two-Wire Modem (9-25) Cable



Carrier Detect	1		1
Data Terminal Ready	4		
Request to Send		4	1
Clear to Send		5	
Data Set Ready		6	1
Carrier Detect		8	
Data Terminal Ready Contributor: <u>Joakim Ögren</u>		20	
Source: ?			

### Two-Wire Modem (25-25) Cable



Carrier Detect	8		1
Data Terminal Ready	20		
Request to Send		4	
Clear to Send		5	
Data Set Ready		6	
Carrier Detect		8	
Data Terminal Ready <sup>Contributor: <u>Joakim Ögren</u></sup>		20	
Source: ?			

### Macintosh Modem (With DTR) Cable



# Macintosh Modem (With DTR) Cable

This cable should be used for  $\underline{\text{DTE to DCE}}$  (for instance computer to modem) connections with DTR.




(To the Modem).

8 PIN MINI-DIN MALE to the Computer. 25 PIN D-SUB MALE to the Modem

	Ма	Di	Mode	
	С	r	m	
HSKo	1		4+20	RTS+D TR
HSKi	2		5	CTS
TxD-	3		2	TxD
RxD-	5		3	RxD
GND+Rx D+	4+ 8	_	7	GND
GPi	5		8	DCD

Contributor: <u>Joakim Ögren</u>, <u>Pierre Olivier</u> Source: <u>comp.sys.mac.comm FAQ Part 1</u> Please send any comments to <u>Joakim Ögren</u>.

### Macintosh Modem (Without DTR) Cable



# Macintosh Modem (Without DTR) Cable

This cable should be used for  $\underline{\text{DTE to DCE}}$  (for instance computer to modem) connections without DTR.

(At the Computer)

(To the Modem).


8 PIN MINI-DIN MALE to the Computer. 25 PIN D-SUB MALE to the Modem Mac Dir Mode

	mac		mouc	
HSKo	1	C	<b>m</b> 4	RTS
HSKi	2	Č	5	CTS
TxD-	3	C	2	TxD
RxD-	5	C	3	RxD
GND+Rx D+	4+8	_	7	GND
			6+20	DSR+D TR

Contributor: Joakim Ögren, Pierre Olivier

Source: <a href="mailto:comp.sys.mac.comm">comp.sys.mac.comm</a> FAQ Part 1

### **RocketPort Serial (25) Cable**



# **RocketPort Serial (25) Cable**

Use this cable to connect a RocketPort serialport card to a modem.



(To the RocketPort card)



(To the modem).

RJ45 MALE CONNECTOR to the RocketPort card. 25 PIN D-SUB MALE to the modem

Description	RJ4	D-	Di
Request To Send	<b>5</b> 1	Sub 4	r
Data Terminal Ready	2	20	
Ground	3	7	
Tranceive Data	3	2	
Receive Data	6	3	
Data Carrier Detect	6	8	
Data Set Ready	7	6	
Clear To Send	8	5	

Contributor: Joakim Ögren, Karl Asha

Source: ?

### Modem (9-15) Cable



# Modem (9-15) Cable

This cable should be used to connect an internal 14.4kbps Speedster modem to a computer.



9 PIN D-SUB FEMALE to the Computer 15 PIN FEMALE ??? to the modem.

	9	15	Di
Carrier Detect	pin 1	<b>pin</b> 11	r
Receive Data	2	13	
Transmit Data	3	12	
Data Terminal Ready	4	10	
System Ground	5	1+8+ 15	
Data Set Ready	6	3	
Request to Send	7	4	
Clear to Send	8	5	

(At the modem)

## Ring Indicator 9 6



Contributor: Joakim Ögren, Joerg Brinkel

Source: ?

#### **Printer Cable**



**Printer Cable** 



(To the Computer)



(To the Printer)

25 PIN D-SUB MALE to the Computer 36 PIN CENTRONICS MALE to the Printer. 25- 36-Cen

	25-	36-C
	DSub	
Strobe	1	1
Data Bit 0	2	2
Data Bit 1	3	3
Data Bit 2	4	4
Data Bit 3	5	5
Data Bit 4	6	6
Data Bit 5	7	7
Data Bit 6	8	8
Data Bit 7	9	9
Acknowledg	10	10
е		
Busy	11	11
Paper Out	12	12
Select	13	13
Autofeed	14	14
Error	15	32
Reset	16	31
Select	17	36
Signal	18	33

Ground		
Signal	19	19,20
Ground		
Signal	20	21,22
Ground		
Signal	21	23,24
Ground		
Signal	22	25,26
Ground		
Signal	23	27
Ground		
Signal	24	28,29
Ground		
Signal	25	30,16
Ground		
Shield	Shield	Shield+
		17

Contributor: Joakim Ögren, Petr Krc

Source: ?

### Serial Printer (9-25) Cable



# Serial Printer (9-25) Cable

Use this cable between two a computer ( $\underline{DTE}$ ) and a printer ( $\underline{DTE}$ ) devices.

CONNECTOR (To Computer).




(To Printer).

9 PIN D-SUB FEMALE to Computer. 25 PIN D-SUB FEMALE to Printer.

	D-Sub 1	D-Sub 2	
Receive Data	3	3	Transmit Data
Transmit Data	2	2	Receive Data
Clear To Send + Data Set Ready	8 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	1 + 4		
Ground	5	7	Ground
Contributor: <u>Joakim Ögren</u>			


Source: ?


### Serial Printer (25-25) Cable



	D-Sub	D-Sub	
	1	2	
Receive Data	2	3	Transmit Data
Transmit Data	3	2	Receive Data
Clear To Send + Data Set Ready	5 + 6	20	Data Terminal Ready
Carrier Detect + Data Terminal Ready	8 + 20		,
5	7	7	Oracurad
Ground	1	1	Ground
Contributor: <u>Joakim Ögren</u>			
Source: ?			

### **C64 Centronics Printer Cable**






Contributor: Joakim Ögren

Source: <u>CBM Memorial Page Pinouts</u>, pinout by <u>Roy Kannady</u>

This the e-mail address: kannady@pogo.den.mmc.com Choose this address in your e-mail reader.

#### LapLink/InterLink Parallel Cable



# LapLink/InterLink Parallel Cable

Will work with:

- LapLink from Travelling Software
- MS-DOS v6.0 InterLink from Microsoft
- Windows 95 Direct Cable connection from Microsoft
- Norton Commander v4.0 & v5.0 from Symantec



(To Computer 1).



(To Computer 2).


25 PIN D-SUB MALE to Computer 1. 25 PIN D-SUB MALE to Computer 2.

Name	Pi	Pi	Name
	n	n	
Data Bit 0	2	1	Error
		5	
Data Bit 1	3	1	Select
		3	
Data Bit 2	4	1	Paper Out
		2	•
Data Bit 3	5	1	Acknowled
		0	ge
Data Bit 4	6	1	Busy
		1	<b>y</b>
Acknowledg	1	5	Data Bit 3
e	0		
Busy	1	6	Data Bit 4
2	1		

Paper Out	1	4	Data Bit 2		
Select	2 1 3	3	Data Bit 1		
Error	1	2	Data Bit 0		
Reset	5 1	1	Reset		
	6	6			
Select	1	1	Select		
	7	7			
Signal	2	2	Signal		
Ground	5	5	Ground		
Contributor: <u>Joakim Ögren</u>					

Source: ?


#### **ParNet Parallel Cable**



Contributor: Joakim Ögren

Source: ?

#### **64NET Cable**






Contributor: Joakim Ögren

Source: 64NET v1.82.58 documentation by Paul Gardner-Stephen

This the e-mail address: gardners@ist.flinders.edu.au Choose this address in your e-mail reader.

#### **GEOCable Cable**



# **GEOCable Cable**



(To the C64).



(To the Printer)

DZM 12 DREH to the C64 UserPort. 36 PIN CENTRONICS MALE at the Printer.


	<b>C6</b>	Print	
	4	er	
Groun d	A	33	Grou nd
Flag 2 PB0	B C	11 2	Busy Data
PB1	D	3	1 Data 2
PB2	Е	4	Data 3
PB3	F	5	Data 4
PB4	Н	6	Data 5
PB5	J	7	Data 6
PB6	K	8	Data 7
PB7	L	9	, Data 8

PA2	Μ	1	Stro
			be
Groun	Ν	16	Grou
d			nd

Contributor: Joakim Ögren

Source: comp.sys.cbm General FAQ v3.1 Part 7


#### Cisco Console (9) Cable



Contributor: Joakim Ögren, Damien Miller

Source: ?

#### Cisco Console (25) Cable



# **Cisco Console (25) Cable**

Use this cable to configure a Cisco router thru the Console port at the router.






(To the Cisco router)

25 PIN D-SUB FEMALE to the Computer RJ45 MALE CONNECTOR to the Cisco router.

	Fema	Mal	Di
Shield Ground	<b>le</b> 1	е	r
Transmit Data	2	6	
Receive Data	3	3	
Request to Send	4	8	
Clear to Send	5	1	
Data Set Ready	6	2	
Data Terminal Ready	20	7	
Contributor: <u>Joakim Ögren</u> , <u>E</u>	Damien Mille	<u>ər</u>	


Source: ?

### Conrad Electronics MM3610D (9) Cable



Source: ?

### Conrad Electronics MM3610D (25) Cable



### **Conrad Electronics MM3610D Cable**

Use this cable to connect a Conrad Electronics Multimeter 3610D to a PC:s serialport.





(To multimeter).

25 PIN D-SUB FEMALE to PC. 5 PIN UNKNOWN CONNECTOR to the multimeter

	-	Conr ad	Di r
Request To Send	4		
Receive Data	3	2	
Transmit Data	2	3	
Data Terminal Ready	2 0	4	
Ground	7	5	

Contributor: Joakim Ögren, Anselm Belz

Source: ?

#### Mac to HP48 Cable



## Mac to HP48 Cable



(To the HP48).

8 PIN MINI-DIN MALE to the Computer. 4 PIN ??? FEMALE to the HP48


	Mac	HP48	
TxD-	3		Rx
			D
RxD-	5		TxD
GND+Rx	4+8		GN
D+			D
Shield	SHIE	SHIE	Shi
	LD	LD	eld

Contributor: Joakim Ögren, Pierre Olivier

Sources: Usenet posting in comp.sys.cbm, <u>Mac to C64 Interface</u> by <u>Tomas Moberg</u> Sources: Usenet posting in comp.sys.cbm, <u>A very simple C64 to Macintosh serial cable</u> by <u>Chris Baird</u>

This the e-mail address: fr94tmg@ing.umu.se Choose this address in your e-mail reader.

#### Parallel Port Loopback (Norton)



# **Parallel Port Loopback (Norton)**

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.



25 PIN D-SUB MALE to Computer.


Name	Pi	Pi	Name
	n	n	
Data Bit 0	2	1	Error
		5	
Data Bit 1	3	1	Select
		3	
Data Bit 2	4	1	Paper Out
		2	·
Data Bit 3	5	1	Acknowle
		0	dge
Data Bit 4	6	1	Busy
	-	1	,
Contributor: los	əkim	Öare	n

Contributor: Joakim Ögren

Source: ?

### Parallel Port Loopback (Checklt)

(To Computer).



# **Parallel Port Loopback (Checklt)**

Used to verify that a port is working. This one works with CheckIt.

CONNECTOR

25 PIN D-SUB MALE to Computer.

Name	Pi	Pi	Name
	n	n	
Busy	1	1	Select
	1	7	Input
Acknowled	1	1	Initialize
ge	0	6	
Paper end	1	1	Auto
	2	4	Feed
Select	1	1	Strobe
	3		
Data Bit 0	2	1	Error
		5	

Contributor: <u>Joakim Ögren</u>, <u>"Coolsys"</u> Source: ?

This the e-mail address: coolsys@geocities.com Choose this address in your e-mail reader.

### Serial Port Loopback (9 Norton)



# **Serial Port Loopback (9 Norton)**

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.



9 PIN D-SUB FEMALE to Computer. Name Pi Pi Pin Pin

Name	Ρι	Ρι	Pin	P
	n	n		
Jumpering 1	2	3		
Jumpering 2	7	8		
Jumpering 3	1	4	6	9
Contributor: <u>Joaki</u>	im Ö	<u>gren</u>		
Source: ?				

### Serial Port Loopback (25 Norton)



# Serial Port Loopback (25 Norton)

Used to verify that a port is working. This one works with Norton Utilities: Norton Diagnostics from Symantec.




(To Computer).

25 PIN D-SUB FEMALE to Computer.

Name	ΡΙ	μ	Pin	Pir
	n	n		
Jumpering 1	2	3		
Jumpering 2	4	5		
Jumpering 3	6	8	20	22
Contributor: <u>Joak</u>	kim Ö	<u>gren</u>		
Source: 2				

Source: ?

### Serial Port Loopback (9 Checklt)



## **Serial Port Loopback (9 Checklt)**

Used to verify that a port is working. This one works with CheckIt.

CONNECTOR

(To Computer).


9 PIN D-SUB FEMALE to Computer.

Name	Pi	Pi	Na	
	n	n	me	
CD	1	6	DSR	
CD	1	9	RI	
RXD	2	3	TXD	
DTR	4	6	DSR	
RTS	7	8	CTS	


Contributor: Joakim Ögren, "Coolsys"

Source: ?

### Serial Port Loopback (25 Checklt)



#### **Floppy Cable**




# **Floppy Cable**

The original floppy cable required that each drive was jumpered to the right ID. But IBM come up with an idea to avoid jumpering the floppies.

If wire 10-16 are twisted before the last connector the jumpering is avoided. Each drive should be jumpered to act as Drive 2. If only one drive is used then leave the middle connector free.

The IDC could also be an edge connector on some old drives.




Wire 10	10	16	10
Wire 11	11	15	11
Wire 12	12	14	12
Wire 13	13	13	13
Wire 14	14	12	14
Wire 15	15	11	15
Wire 16	16	10	16
Wire 17-	17-34	17-34	17-34
34			

Contributor: Joakim Ögren

Source: TheRef TechTalk

#### **IDE Cable**



# **IDE Cable**

The IDE interface requires only one cable. All pins straight from 1 to 1, 2 to 2 and so on. The drives can be connected in any order. Only remember that one should be jumpered as Master and the other as Slave. If only one drive is used, jumper it as Single (if such a mode exists, or most common Master else).



Source: ?

### SCSI Cable (Amiga/Mac)



SCSI Cable (Amiga/Mac)



(To the Amiga/Mac).



25 PIN D-SUB FEMALE to the Amiga/Mac. 50 PIN IDC FEMALE to the peripheral.

	D5u	ID
	b	С
Request	1	48
Message	2	42
Input/Output	3	50
Reset	4	40
Acknowledge	5	38
Busy	6	36
Data Bus 0	8	2
Data Bus 3	10	8
Data Bus 5	11	12
Data Bus 6	12	14
Data Bus 7	13	16
Control/Data	15	46
Attention	17	32
Select	19	44
Data Parity	20	18
Data Bus 1	21	4
Data Bus 2	22	6
Data Bus 4	23	10
Termination	25	26

(To the peripheral).

#### Power

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to the all odd pins except 25 at the IDC connector.

Contributor: <u>Joakim Ögren</u>

Source: ?

### SCSI Cable (D-Sub to Hi D-Sub)



## SCSI Cable (D-Sub to Hi D-Sub)



(To the Amiga/Mac).



(To the peripheral).

25 PIN D-SUB MALE to the Amiga/Mac. 50 PIN HI-DENSITY D-SUB MALE to the peripheral. DSu Hi

	DSu	пі
	b	DSub
Request	1	49
Message	2	46
Input/Output	3	50
Reset	4	45
Acknowledge	5	44
Busy	6	43
Data Bus 0	8	26
Data Bus 3	10	29
Data Bus 5	11	31
Data Bus 6	12	32
Data Bus 7	13	33
Control/Data	15	48
Attention	17	41
Select	19	47
Data Parity	20	34
Data Bus 1	21	27
Data Bus 2	22	28
Data Bus 4	23	30
Termination	25	38


#### Power

Note: All the other pins (7+9+14+16+18+24) at the DSub should be connected to pins 1-25 at the Hi-density D-Sub connector.

Contributor: <u>Joakim Ögren</u>


Source: ?

#### ST506/412 Cable



# ST506/412 Cable

The ST506/412 interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be necessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.



Wire 1-24	1-9	1-9	1-9
Wire 25	25	29	25
Wire 26	26	28	26
Wire 27	27	27	27
Wire 28	28	26	28
Wire 29	29	25	29
Wire 30-	30-34	30-34	30-34
34			

### Data cable



(To the Controller)



(To the Drive)


20 PIN IDC FEMALE to the Controller. 20 PIN IDC FEMALE to the Drive.

20110120	Control	Driv
	ler	е
Wire 1-	1-20	1-
20		20

Contributor: <u>Joakim Ögren</u>


Source: TheRef TechTalk

#### **ESDI** Cable



# **ESDI** Cable

The ESDI interface requires two cables, one for control and one for data. The control cable is shared between the two drives. But each drive has each own data cable. By twisting some wires on the control cable it won't be necessary to set the ID for each drive, since the twist will do the job. Wires 25 to 29 should be twisted between drive 1 & drive 2.



Wire 1-24	1-9	1-9	1-9
Wire 25	25	29	25
Wire 26	26	28	26
Wire 27	27	27	27
Wire 28	28	26	28
Wire 29	29	25	29
Wire 30-	30-34	30-34	30-34
34			

### Data cable



(To the Controller)



(To the Drive)

20 PIN IDC FEMALE to the Controller. 20 PIN IDC FEMALE to the Drive.


### **Control Driv**

	ler	е
Wire 1-	1-20	1-
20		20

Contributor: Joakim Ögren

Source: TheRef TechTalk

### Paravision SX1 to IDE Cable



## **Paravision SX1 to IDE Cable**

Can be used to connect a normal IDE harddisk to the Paravision SX1. Paravision was earlier known as Microbotics.





(To the Harddrive)

37 PIN D-SUB FEMALE to the controller. 40 PIN IDC FEMALE to the harddisk.

Description	D-	ID
	Sub	С
Drive Reset	1	1
Data bit 0	2	17
Data bit 2	3	13
Data bit 4	4	9
Data bit 6	5	5
Ground	6	2
Data bit 8	7	4
Data bit 10	8	8
Data bit 12	9	12
Data bit 14	10	16
Ground	11+1	19
	2	
Ground	13+1	22
	4	
Ground	15+1	24
	6	
Ground	17	26

5V Power	18	n/
5V Power	19	c n/
Ground Data bit 1 Data bit 3 Data bit 5 Data bit 7 Ground	20 21 22 23 24 25	c 30 21 22 23 24 40
Data bit 9	26	26
Data bit 11 Data bit 13	27 28	27 28
Data bit 15 I/O Write	29 30	29 23
I/O Read	30 31	25 25
Interrupt	32	31
Request Address bit 2	33	36
Address bit 1	34	33
Address bit 0	35	35
Chip Select 1	36	38
Chip Select 0	37	37

Note: Pin 18+19 (+5V) can be used to power the harddisk. But most harddisks require both +5V and +12V.

Contributor: Joakim Ögren

Source: ?

#### Video to TV SCART Cable




Reserved	1 12 2	Reserved
Fast Blanking Ground		Fast Blanking Ground
Fast Blanking	-	Fast Blanking
Video Out Ground	•	Video In Ground
Video In Ground	•	Video Out Ground
Video Out	-	Video In
Video In Ground	-	Video Out
Ground	2 21 1	Ground


Contributor: Joakim Ögren

Source: ?

#### Amiga to SCART Cable



### 9 to 15 pin VGA Cable



## 9 to 15 pin VGA cable



(To the Computer)



(To the Monitor)


9 PIN D-SUB MALE to the Computer
15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor
9- 15-

	Pin	Pin
Red Video	1	1
Green Video	2	2
Blue Video	3	3
Horizontal	4	13
Sync		
Vertical Sync	5	14
Red GND	6	6
Green GND	7	7
Blue GND	8	8
Sync GND	9	10 +
		11

Contributor: Joakim Ögren

Source: ?

### Amiga to C1084 Monitor Cable




Contributor: Joakim Ögren

Source: Usenet posting in sfnet.harrastus.elektroniikka, Philips 1084 monarin kytkenta by Kari Hautanen

This the e-mail address: kari.hautanen@compart.fi Choose this address in your e-mail reader.

### C128/C64C to CBM 1902A Monitor Cable



## C128/C64C to CBM 1902A Monitor Cable



(At the Computer)



(At the Monitor)


8 PIN DIN (DIN45326) MALE at the Computer. 6 PIN DIN MALE at the Monitor.

	Sompar	OIJUL	
	er	Α	
LUM	1	6	LUM
CHROM	8	4	CHRO
A			MA
GND	2	3	GND
AOUT	3	2	AUDIO

Contributor: Joakim Ögren

Source: <u>cbm.comp.sys General FAQ v3.1 Part 7</u>

### C128/C64C to SCART (S-Video) Cable



AUDIO

2+

6

Contributor: Joakim Ögren, Claudio Brazzale

Source: ?


AOUT

Please send any comments to Joakim Ögren.

3

This the e-mail address: brzcld@dei.unipd.it Choose this address in your e-mail reader.


#### **NeoGeo to SCART Cable**



Contributor: Joakim Ögren, Enzo, Steffen Kupfer

Source: ?

### Ethernet 10/100Base-T Crossover Cable



# Ethernet 10/100Base-T Crossover Cable

This cable can be used to cascade hubs, or for connecting two Ethernet stations backto-back without a hub. It works with both 10Base-T and 100Base-TX.





(To network interface card 1).

(To network interface card 2).

RJ45 MALE CONNECTOR to network interface card 1. RJ45 MALE CONNECTOR to network interface card 2.

Name	NIC	NI	Nam
	1	C2	е
TX+	1	3	RX+
TX-	2	6	RX-
RX+	3	1	TX+
RX-	6	2	TX-

Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).


Note 2: You could also connect 4-4, 5-5, 7-7, 8-8.

Contributors: <u>Joakim Ögren</u>, <u>Jim C?</u>, <u>Jason D. Pero</u>, <u>Oscar Fernandez Sierra</u>, <u>Cayce Balara</u>, <u>Jeffrey R.</u> <u>Broido</u>, <u>Patrick Smart</u>

Source: ?

This the e-mail address: jimc@megalink.net Choose this address in your e-mail reader. This the e-mail address: JDP6640@ritvax.isc.rit.edu Choose this address in your e-mail reader. This the e-mail address: oscar@charpy.etsiig.uniovi.es Choose this address in your e-mail reader. This the e-mail address: CayceB@yardboy.com Choose this address in your e-mail reader. This the e-mail address: Patrick@mail.beon.be Choose this address in your e-mail reader.

### Ethernet 10/100Base-T Straight Thru Cable



# Ethernet 10/100Base-T Straight Thru Cable

This cable will work with both 10Base-T and 100Base-TX and is used to connect a network interface card to a hub or network outlet. These cables are sometimes called "whips".



(To network interface card).



(To hub).

RJ45 MALE CONNECTOR to network interface card). RJ45 MALE CONNECTOR to hub).

Name	Pi	Cable	Pi	Nam
	n	Color	n	е
TX+	1	White/	1	TX+
		Orange		
TX-	2	Orange	2	TX-
RX+	3	White/	3	RX+
		Green		
	4	Blue	4	
	5	White/Blue	5	
RX-	6	Green	6	RX-
	7	White/	7	
		Brown		
	8	Brown	8	

Note: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and RX+ & RX- must together in another pair. (Just as the table above shows).

Just for your information, this is how the pairs are named:




- 1 4 & 5 Blue
- 2 1 & 2 Orange
- 3 3 & 6 Green
- 4 7 & 8 Brown

The + side of each pair is called the "tip" and the - side is called the "ring", a reference to old telephone connectors.

Contributor: Joakim Ögren, Oscar Fernandez Sierra, Jeffrey R. Broido

Source: ?

### Ethernet 100Base-T4 Crossover Cable



## **Ethernet 100Base-T4 Crossover Cable**

This cable can be used to cascade hubs, or for connecting two Ethernet stations backto-back without a hub.





(To network interface card 1).

(To network interface card 1).

RJ45 MALE CONNECTOR to network interface card 1. RJ45 MALE CONNECTOR to network interface card 2.

Name	Pi	Pi	Name
	n	n	
TX_D1	1	3	RX_D
+			2+
TX_D1	2	6	RX_D
-			2-
RX_D2	3	1	TX_D
+			1+
RX_D2	6	2	TX_D
-			1-
BI_D3+	4	7	BI_D
			4+
BI_D3-	5	8	BI_D
			4-
BI_D4+	7	4	BI_D
			3+
BI_D4-	8	5	BI_D
			3-


Note 1: It's important that each pair is kept as a pair. TX+ & TX- must be in the pair, and

RX+ & RX- must together in another pair etc. (Just as the table above shows).

Contributors: Joakim Ögren, Kim Scholte

Source: ?

#### ParaLoad Cable



CONNECTOR

(To Amiga).

DZM 12 DREH at the C64 UserPort. 25 PIN D-SUB MALE at the Amiga

	C6	Ami	
	4	ga	
Groun	А	17-	Grou
d		25	nd
FLAG	В	1	Stro
2			be
PB0	С	2	D0
PB1	D	3	D1
PB2	Е	4	D2
PB3	F	5	D3
PB4	Н	6	D4
PB5	J	7	D5
PB6	Κ	8	D6
PB7	L	9	D7
PA2	М	11	Busy

Contributor: Joakim Ögren

Source: ParaLoad documentation

### X1541 Cable



# X1541 Cable

Used to transfer data from a Commodore 1541/1581 diskdrive to a PC. The X1541 software is written by Leopoldo Ghielmetti.



(To the Diskdrive)

25 PIN D-SUB MALE to the PC. 6 PIN DIN (DIN45322) MALE to the Cable


	PC	Diskdri	
		ve	
GND	18-	2	GND
	25		
STROBE	1	3	ATN
AUTOFEE	14	4	CLO
D			CK
SELECTI	17	5	DATA
Ν			
INIT	16	6	RES
			ET

Contributor: Joakim Ögren, Magnus.Eriksson

Source: X1541 documentation

This the e-mail address: GHIELMET@eldi.epfl.ch Choose this address in your e-mail reader. This the e-mail address: magnus.eriksson@mbox309.swipnet.se Choose this address in your e-mail reader.

#### **MIDI Cable**



		2
	S	d
	t	
Shield	2	2
Current	4	4


#### Source Current Sink 5 5

Note: Although that pin 2 only is connected at MIDI Out it's simpler to connect it to both ends.

Contributor: Joakim Ögren

Source: ?

### **Misc Unsupported Cables**



## **Misc unsupported Cables**

These cables may or may not be correctly constructed. Handle with care.

## Amiga to IBM RGBI Cable



(To the Monitor).



(To the Amiga).

9 PIN D-SUB ?? to the Monitor. 23 PIN D-SUB FEMALE to the Amiga.

201 11 0-00011	9	23	Comment
	Pin	Pin	
Ground	1	16	
Ground	2	16	
Digital Red	3	9	(Via 2 Hex Inverters, i.e 74LS04)
Digital Green	4	8	(Via 2 Hex Inverters, i.e 74LS04)
Digital Blue	5	9	(Via 2 Hex Inverters, i.e 74LS04)
Digital Intensity	6	6	(Via 2 Hex Inverters, i.e 74LS04)
Horizontal Sync	8	11	(Via 1 Hex Inverters, i.e 74LS04)
Verical Sync	9	12	(Via 1 Hex Inverters, i.e 74LS04)
+5V		23	(Power for the IC)

## C128 80 columns to 1702 monitor Cable



(To the C128).



(To the C1702).

9 PIN D-SUB MALE to the C128. PHONO MALE to the Monitor. C12 C170 2 8 Ground Grou 1 1 nd Monochrome 2 Sign 7 al out Contributor: Joakim Ögren

Source: Gordon

This the e-mail address: GAJ2@psuvm.psu.edu Choose this address in your e-mail reader.

### Adapter Menu



What does the information that is listed for each adapter mean? See the tutorial.

### Serial:

- <u>Nullmodem adapter</u>
- <u>9p to 25p Serial adapter</u>

## Parallel:

<u>Centronics to LapLink adapter</u>

## Keyboard:

- <u>Mini-DIN to DIN Keyboard adapter</u>
- DIN to Mini-DIN Keyboard adapter
- PS/2 Keyboard (Gateway) Y Adapter
- PS/2 Keyboard (IBM Thinkpad) Y Adapter

### Mouse:

- <u>PS/2 to Serial Mouse Adapter</u>
- Serial to PS/2 Mouse Adapter

### Joysticks:

- <u>Amiga 4 Joysticks adapter</u>
- PC 2 Joysticks adapter

### Video:

<u>Macintosh Video to VGA Adapter</u>

## Misc:

• <u>A1000 to Amiga Parallel adapter</u> Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

### **Adapter Tutorial**



# Short tutorial

## Heading

First at each page there a short heading describing the adapter.

### **Pictures of the connectors**

After that there is at each page there is one or more pictures of the connectors, usually there's two connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.



There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:



(To the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts inside parentheses will tell you at which kind of the device it will look like that.



(To the Computer).



(To the Serialcable).

## Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable.

### Pin table

The pin table is perhaps the information you are looking for. It should be quite simple to read. Contains mostly the following three columns; Name, Pin 1, Pin 2. Sometimes when not the same pin is connected to each side there is another column describing the name at connector 2.

	9-	25-
	Pin	Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2
Data Terminal	4	20
Ready		
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22

### **Contributor & Source**

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.

Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

### **Nullmodem Adapter**



# **Nullmodem Adapter**

This adapter will enable you to use a normal serialcable as a nullmodem.



CONNECTOR

25 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable.

	Fema	Mal	
	le	е	
Shield Ground	1	1	Shield Ground
Transmit Data	2	3	Receive Data
Receive Data	3	2	Transmit Data
Request to Send	4	5	Clear to Send
Clear to Send	5	4	Request to Send
Data Set Ready	6	20	Data Terminal Ready
Data Terminal	20	6	Data Set Ready
Ready			
Ground	7	7	Ground
Contributor: <u>Joakim Ögren</u>			
Source: ?			

Please send any comments to Joakim Ögren.

(To the Serialcable).

### 9 to 25 Serial Adapter



# 9 to 25 Serial Adapter

This adapter will enable you to connect a 25 pin serialcable to a 9 pin connector at the computer.



CONNECTOR

(To the Serialcable).


(To the Computer).

9 PIN D-SUB FEMALE to the Computer. 25 PIN D-SUB MALE to the Serialcable.

	9-	25-
	Pin	Pin
Carrier Detect	1	8
Receive Data	2	3
Transmit Data	3	2
Data Terminal	4	20
Ready		
System Ground	5	7
Data Set Ready	6	6
Request to Send	7	4
Clear to Send	8	5
Ring Indicator	9	22
Contributor: <u>Joakim Ögren</u>		

Source: ?

#### **Centronics to LapLink Adapter**



# **Centronics to LapLink Adapter**

This adapter will allow you to use a normal printercable (Centronics) as a LapLink/InterLink cable.



CONNECTOR

(To the Printer cable)

(To the Computer)

36 PIN CENTRONICS FEMALE to the Printer cable. 25 PIN D-SUB MALE to the Computer.

Name	36-	25-	Name
	Cen	DSub	
Data Bit 0	2	15	Error
Data Bit 1	3	13	Select
Data Bit 2	4	12	Paper Out
Data Bit 3	5	10	Acknowled
			ge
Data Bit 4	6	11	Busy
Acknowledg	10	5	Data Bit 3
е			
Busy	11	6	Data Bit 4
Paper Out	12	4	Data Bit 2
Select	13	3	Data Bit 1
Error	32	2	Data Bit 0
Reset	16	16	Reset
Select	17	17	Select
Signal	19-	18-25	Signal
Ground	30+33		Ground

Contributor: Joakim Ögren, Petr Krc

Source: ?

#### **Mini-DIN to DIN Keyboard Adapter**



# **Mini-DIN to DIN Keyboard Adapter**

This adapter will enable you to use a keyboard with a 6 pin Mini-DIN connector to a computer with a 5 pin DIN connector.





(To the computer)

6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the keyboard. 5 PIN DIN 180° (DIN41524) MALE to the computer.

	Mini- DIN	DIN
Shield	Shield	Shi
		eld
Data	1	2
Ground	3	4
+5	4	5
VDC		
Clock	5	1
0		

Contributor: Joakim Ögren, Gilles Ries

Source: ?

#### **DIN to Mini-DIN Keyboard Adapter**



# **DIN to Mini-DIN Keyboard Adapter**

This adapter will enable you to use a keyboard with a 5 pin DIN connector to a computer with a 6 pin Mini-DIN connector.



(To the keyboard)


<sup>5</sup> <sup>3</sup> <sup>1</sup> <sup>2</sup> (To the computer) <sup>5</sup> PIN DIN 180° (DIN41524) FEMALE to the keyboard. <sup>6</sup> PIN MINI-DIN MALE (PS/2 STYLE) to the computer. **DIN Mini- DIN** Shield Shi Shield eld

Clock 1 5 Data 2 1 Ground 4 3 +5 5 4 VDC

Contributor: Joakim Ögren, Gilles Ries


Source: ?

#### PS/2 Keyboard (Gateway) Y Adapter



# PS/2 Keyboard (Gateway) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For Gateway computer, may work with other computers (Let me know).





(To the Keyboard)

(To the Mouse)



6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard. 6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse.

#### **Compute Keyboa Mou**

r	rd	se
1	2	-
2 3	-	2
3	3	2 3
4	4	4
4 5 6	6	-
6	-	6

Contributor: Joakim Ögren, Gilles Ries


Source: Tommy's pinout Collection by Tommy Johnson

#### PS/2 Keyboard (IBM Thinkpad) Y Adapter



# PS/2 Keyboard (IBM Thinkpad) Y Adapter

This adapter will enable you to use a keyboard and mouse at the same time. For IBM Thinkpad computer, may work with other computers (Let me know).





(To the Keyboard)



(To the Mouse)

6 PIN MINI-DIN MALE (PS/2 STYLE) to the Computer.6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Keyboard.6 PIN MINI-DIN FEMALE (PS/2 STYLE) to the Mouse.


#### Compute Keyboa Mou

r	rd	se
1	2	-
2 3	-	1,2
3	3	3
4	4	4
4 5 6	6	5
6	-	6

Contributor: Joakim Ögren, Gilles Ries

Source: Tommy's pinout Collection by Tommy Johnson

#### **PS/2 to Serial Mouse Adapter**



# **PS/2 to Serial Mouse Adapter**

This adapter will enable you to use a mouse with a 6 pin Mini-DIN (PS/2) connector to a computer with a 9 pin D-SUB (Serial) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referred to as a combo-mouse.





(To the computer)

6 PIN MINI-DIN FEMALE to the mouse. 9 PIN D-SUB FEMALE to the computer.


	Mini-	D-	
	DIN	SUB	
GN	3	5	G
D			ND
RxD	2	2	Rx
			D
TxD	6	3	Тx
			D
+5V	4	7	RT
			S

Contributor: Joakim Ögren, Tomas Ögren, Thomas Eschenbacher

Source: ?

This the e-mail address: stric@ts.umu.se Choose this address in your e-mail reader. This the e-mail address: Thomas.H.Eschenbacher@stud.uni-erlangen.de Choose this address in your e-mail reader.

#### Serial to PS/2 Mouse Adapter



# Serial to PS/2 Mouse Adapter

This adapter will enable you to use a mouse with a 9 pin D-SUB (Serial) connector to a computer with a 6 pin Mini-DIN (PS/2) connector.

This requires that the mouse handles both protocols. A mouse like this is sometimes referred to as a combo-mouse.



(To the computer) 9 PIN D-SUB MALE to the mouse. 6 PIN MINI-DIN MALE to the computer. Mini-D-DIN SUB +5V 4 4+7+ DTR+RTS 9 +RI Data 1 1 CD Gnd 3 3+5 TXD+GN D Cloc 5 DSR 6 k

Contributor: Joakim Ögren, Tomas Ögren, Thomas Eschenbacher

Source: ?

#### Amiga 4 Joysticks Adapter



# Amiga 4 Joysticks adapter

This adapter will make it possible to connect 2 extra joysticks to the Amiga. This requires that the game is aware of this Multi-Joystick Extender in order to use it. The adapter is connected to the parallelport of the Amiga.





(To the 1st Joystick).

(To the 2nd Joystick).



(To the Computer).

9 PIN D-SUB MALE to the 1st Joystick.9 PIN D-SUB MALE to the 2nd Joystick.25 PIN D-SUB MALE to the Parallelcable.

	Parp	Joy	Joy
	ort	1	2
Up 1	2	1	
Down 1	3	2	
Left 1	4	3	
Right 1	5	4	
Up 2	6		1
Down 2	7		2
Left 2	8		3
Right 2	9		4
Fire 2	11		6
Fire 1	13	6	
Ground	18		8
2			

### Ground 19 8 1

Contributor: <u>Joakim Ögren</u> , <u>Rob Gill</u> Source: <u>Tomi Engdahl's Joystick page</u>


This is the URL for the WWW page: http://www.hut.fi/~then/circuits/joystick.html Open this address in your WWW browser.

#### PC 2 Joysticks Adapter



# PC 2 Joysticks adapter

This adapter will make it possible to connect 1 extra joystick to the PC. The gameport contains pins for two joysticks but you will need this adapter to be able to connect two joysticks to one connector.




Ground Joystick 2 - Y 1 Button 3 +5 VDC 

Note: Since pin 12 is often used for MIDI-signals on gameport equipped soundcards it's better to use the ground from pin 4 & 5, pin 15 is also used for MIDI-signals...

Contributor: Joakim Ögren

Source: Tomi Engdahl's Joystick page

#### Macintosh Video to VGA Adapter



# **Macintosh to VGA Video**

Use this adapter to connect a standard VGA (or higher) monitor to your Apple Macintosh.





(To the Monitor-cable)


15 PIN D-SUB MALE to the Computer. 15 PIN HIGHDENSITY D-SUB FEMALE to the Monitor-cable. **Description Ma VG Dir** 

Description	C	_	
Red Ground	1	6	C
Red	2	1	6
Composite sync	3	13	(
Monitor Sense 0	4	4	(
Green	5	2	(
Green Ground	6	7	C
Monitor Sense 1	7	11	C
No connection	8	n/c	

Blue	9	3	C
Monitor sense 2	10	12	C
Sync Ground	11	10	Ć
Vertical Sync	12	14	C
Blue Ground	13	8	C
Horizontal Sync Ground	14	n/c	
Horizontal Sync	15	n/c	
Contributor: <u>Joakim Ögren</u> , <u>Michael Van den Acker</u>			

Source: ?

#### A1000 to Amiga Parallel Adapter



# A1000 to Amiga Parallel Adapter

This adapter will enable you to connect normal Amiga peripherals to an Amiga 1000. The Amiga 1000 has a male connector at the computer instead of a normal female connector. And some signals has changed places.





(To the Amiga 1000).

(To the Amiga peripheral).


25 PIN D-SUB FEMALE to the Amiga 1000.25 PIN D-SUB FEMALE to the Amiga peripheral.

	A100	Ami	
	0	ga	
Groun	14	23	
d			
Groun	15	24	
d			
Groun	16	25	
d			
+5V	23	14	
n/c	24	15	
Reset	25	16	
All other straight over, 1 to 1, 2 to 2			

Contributor: <u>Joakim Ögren</u>

Source: ?

#### **Circuit Menu**



Need help with the circuits? See the tutorial.

### **Basic circuit blocks**


#### Active Filters:

- Butterworth 1st order Lowpass
- <u>Butterworth 1st order Highpass</u>
- Butterworth 2nd order Lowpass
- <u>Butterworth 2nd order Highpass</u>
- <u>Butterworth 3rd order Lowpass</u>
- <u>Butterworth 3rd order Highpass</u>
- <u>Butterworth 4th order Lowpass</u>
- <u>Butterworth 4th order Highpass</u>
- Bessel 2nd order Lowpass
- Bessel 2nd order Highpass
- Bessel 3rd order Lowpass
- <u>Bessel 3rd order Highpass</u>
- Bessel 4th order Lowpass
- Bessel 4th order Highpass
- Linkwitz 4th order Lowpass
- Linkwitz 4th order Highpass

Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

#### **Circuit Tutorial**



# Short tutorial

## Heading

First at each page there a short heading describing what the connector is.

## Pictures of the connectors

After that there is at each page there is one or more pictures of the connectors. Sometimes there is some question marks only. This means that I don't know what kind of connector it is or how it looks.



There may be some pictures I haven't drawn yet. I illustrate this with the following advanced picture:



(At the computer)

Normally are one or more pictures. These are seen from the front, and NOT the soldside. Holes (female connectors usually) are darkened. Look at the example below. The first is a female connector and the send a male. The texts insde parentheses will tell you at which kind of the device it will look like that.



(At the videocard)



(At the monitor cable)

## Texts describing the connectors

Below the pictures there is texts that describes the connectors. Including the name of the physical connector.

5 PIN DIN 180° (DIN41524) at the computer.

## Pin table

The pin table is perhaps the information you are looking for. Should be simple to read. Contains mostly the following three columns; Pin, Name & Description.

Pin	Nam	Descriptio
	е	n
1	CLO	Key Clock
	CK	-
2	GND	GND
3	DATA	Key Data
4	VCC	+5 VDC
5	n/c	Not
		connected


### **Contributor & Source**

All persons that helped me or sent me information about the connector will be listed here. The source of the information is perhaps a book or another site. I must admit that I am bad at writing the source, but I will try to fill in these in the future.


Contributor: Joakim Ögren

Source: Amiga 4000 User's Guide from Commodore

#### Active Filter: Butterworth 6dB Lowpass




# Active Filter: Butterworth (1st order, 6 dB/octave, Lowpass)




R=4.7k-10 kOhm C=1.000/(2\*pi\*Fc\*R) *Units: R [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Butterworth 6dB Highpass



# Active Filter: Butterworth (1st order, 6 dB/octave, Highpass)




C=4.7n-10nF R=1.000/(2\*pi\*Fc\*C) Units: R [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?

#### Active Filter: Butterworth 12dB Lowpass




# Active Filter: Butterworth (2nd order, 12 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=1.414/(2\*pi\*Fc\*R) Cb=0.7071/(2\*pi\*Fc\*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

#### Active Filter: Butterworth 12dB Highpass




## Active Filter: Butterworth (2st order, 12 dB/octave, Highpass)




C=4.7n-10nF Ra=0.7071/(2\*pi\*Fc\*C) Rb=1.414/(2\*pi\*Fc\*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

#### Active Filter: Butterworth 18dB Lowpass




# Active Filter: Butterworth (3st order, 18 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=2.000/(2\*pi\*Fc\*R) Cb=0.500/(2\*pi\*Fc\*R) Cc=1.000/(2\*pi\*Fc\*R) *Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Butterworth 18dB Highpass




# Active Filter: Butterworth (3st order, 18 dB/octave, Highpass)




C=4.7n-10nF Ra=0.500/(2\*pi\*Fc\*C) Rb=2.000/(2\*pi\*Fc\*C) Rc=1.000/(2\*pi\*Fc\*C) *Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Butterworth 24dB Lowpass




## Active Filter: Butterworth (4th order, 24 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=1.0824/(2\*pi\*Fc\*R) Cb=0.9239/(2\*pi\*Fc\*R) Cc=2.6130/(2\*pi\*Fc\*R) Cd=0.3827/(2\*pi\*Fc\*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ?

#### Active Filter: Butterworth 24dB Highpass




## Active Filter: Butterworth (4th order, 24 dB/octave, Highpass)




C=4.7n-10nF Ra=0.9239/(2\*pi\*Fc\*C) Rb=1.0824/(2\*pi\*Fc\*C) Rc=0.3827/(2\*pi\*Fc\*C) Rd=2.6130/(2\*pi\*Fc\*C) *Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Bessel 12dB Lowpass




## Active Filter: Bessel (2nd order, 12 dB/octave, Lowpass)



R=4.7k-10 kOhm Ca=0.9076/(2\*pi\*Fc\*R) Cb=0.6809/(2\*pi\*Fc\*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

#### Active Filter: Bessel 12dB Highpass




## Active Filter: Bessel (2st order, 12 dB/octave, Highpass)




C=4.7n-10nF Ra=1.1017/(2\*pi\*Fc\*C) Rb=1.4688/(2\*pi\*Fc\*C) Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

#### Active Filter: Bessel 18dB Lowpass




## Active Filter: Bessel (3st order, 18 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=0.9548/(2\*pi\*Fc\*R) Cb=0.4998/(2\*pi\*Fc\*R) Cc=0.7560/(2\*pi\*Fc\*R) *Units: R [Ohm], Cx [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Bessel 18dB Highpass




## Active Filter: Bessel (3st order, 18 dB/octave, Highpass)




C=4.7n-10nF Ra=1.0474/(2\*pi\*Fc\*C) Rb=2.0008/(2\*pi\*Fc\*C) Rc=1.3228/(2\*pi\*Fc\*C) *Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Bessel 24dB Lowpass




## Active Filter: Bessel (4th order, 24 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=0.7298/(2\*pi\*Fc\*R) Cb=0.6699/(2\*pi\*Fc\*R) Cc=1.0046/(2\*pi\*Fc\*R) Cd=0.3872/(2\*pi\*Fc\*R) Units: R [Ohm], Cx [F], Fc [Hz] Contributor: Joakim Ögren Source: ?

#### Active Filter: Bessel 24dB Highpass



## Active Filter: Bessel (4th order, 24 dB/octave, Highpass)




C=4.7n-10nF Ra=1.3701/(2\*pi\*Fc\*C) Rb=1.4929/(2\*pi\*Fc\*C) Rc=0.9952/(2\*pi\*Fc\*C) Rd=2.5830/(2\*pi\*Fc\*C) *Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ?* 

#### Active Filter: Linkwitz 24dB Lowpass



## Active Filter: Linkwitz (4th order, 24 dB/octave, Lowpass)




R=4.7k-10 kOhm Ca=Cc=2\*Cb Cb=Cd=1/(2\*sqr(2)\*pi\*Fc\*R) *Units: R [Ohm], Cx [F], Fc [Hz]* Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

### Active Filter: Linkwitz 24dB Highpass



## Active Filter: Linkwitz (4st order, 24 dB/octave, Highpass)



C=4.7n-10nF Ra=Rc=1/(2\*sqr(2)\*pi\*Fc\*C) Rb=Rd=2Ra Units: Rx [Ohm], C [F], Fc [Hz] Contributor: <u>Joakim Ögren</u> Source: ? Please send any comments to <u>Joakim Ögren</u>.

#### Misc Menu

ECTOR



COM

## **Background & Information:**

• SCSI Information

## **Definitions:**

• DTE & DCE

Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

### **SCSI Information**



# **SCSI Information**

### Background

It all started back in 1979 when the diskdrive manufacturer come with the bright idea to make a new transfer protocol. The protocol was named Shugart Associates Systems Interface, SASI. This protocol wasn't an ANSI standard, so NCR join Shugart and the ANSI committee X3T9.2 was formed. The new name for the protocol was, Small Computer Systems Interface, SCSI.

Common Command Set, CCS, was added in 1985. ANSI finished the SCSI standard in 1986. SCSI-II devices was released in 1988 and was an official standard in 1994. SCSI-III is currently not yet official.

### Usage

SCSI is used to connect peripherals to an computer. It allows you to connect harddisks, tape devices, CD-ROMs, CD-R units, DVD, scanners, printers and many other devices. SCSI is in opposite to IDE/ATA very flexible. Today SCSI is most often used servers and other computers which require very good performance. IDE/ATA is more popular due to the fact that IDE/ATA devices tend to be cheaper.

### Definitions

### SCSI

Short for Small Computer Systems Interface. The original SCSI protocol. ANSI standard X3.131-1996. Busspeed 5 MHz. Datawidth 8 bits.

### SCSI-II

SCSI-II adds support for CD-ROM's, scanners and tapedrives.

#### Fast SCSI-II

Uses the busspeed of 10MHz instead of the original 5MHz.

#### Wide SCSI-II

Uses 16 bits instead of the original 8 bits.

#### Ultra SCSI-III

#### Uses the busspeed of 20MHz.

Contributors: <u>Joakim Ögren</u> Source: From the head of <u>Joakim Ögren</u> Please send any comments to <u>Joakim Ögren</u>.

### **Defintion: DTE & DCE**



# **Definition: DTE & DCE**

## DTE

DTE is acronym for Data Terminal Equipment. Examples of DTE is computers, printers & terminals.

## DCE

DCE is acronym for Data Communication Equipment.

Examples of DCE is modems.

### Wiring

Wiring a cable for DTE to DCE communication is easy. All wires goes straight from pin x to pin x.

But wiring a cable for DTE to DTE (nullmodem) or DCE to DCE requires that some wires are crossed. A signal should be wired from pin x to the opposite signal at the other end. With opposite signals I mean for example Transmit & Receive.

Contributors: Joakim Ögren , Richard L. Lane , Rob Gill

Source: ?

Please send any comments to Joakim Ögren.

This the e-mail address: rlane@eastman.com Choose this address in your e-mail reader.

#### Table Menu



• AWG, American Wire Gauge standard

• <u>SI Prefixes</u>, Is 1 kW equal 100000mW ? Last updated 1997-11-17.

(C) <u>Joakim Ögren</u> 1996,1997

#### AWG Table



# AWG

AWG=American Wire Gauge standard

Gauge	Dia m	Are a	R	l at 3A/mm2
AWG			ohm/ km	
46	0,0 4	0,00 13	13700	3,8
44	•	0,00 20	8750	6
42		0,00	6070	9
41	•	0,00 39	4460	12
40	0,0		3420	15
39		0,00	2700	19
38	0,1		2190	24
37			1810	28
	0,1 2		1520	33
36			1300	40
35			1120	45

	0,1		970	54
34	5 0,1	0,02	844	60
		0 0,02	757	68
33		0,02	676	75
			605	85
32			547	93
30			351	147
29			243	212
27		1 0,09	178	288
26	5 0,4	6 0,13	137	378
25	0 0,4	0,16	108	477
24	5 0,5	0,20	87,5	588
	0 0,5	0,24	72,3	715
	5 0,6	0,28	60,7	850
22	0 0,6	0,33	51,7	1,0 A
	5 0,7	0,39	44,6	1,16 A
	0			1,32 A
20	5			1,51 A
-	0			1,70 A
	-,•	-,	,-	-,

19	5 0,9	0,64	26,9	1,91 A
	0 0,9 5	0,71	24,3	2,12 A
18	5 1,0 0	0,78	21,9	2,36 A
	0 1,1 0	0,95	18,1	2,85 A
	1,2 0	1,1	15,2	3,38 A
16	1,3 0	1,3	13,0	3,97 A
	0 1,4 0	1,5	11,2	4,60 A
	1,5 0	1,8	9,70	5,30 A
14	1,6 0	2,0	8,54	6,0 A
	1,7 0	2,3	7,57	6,7 A
13	0 1,8 0	2,6	6,76	7,6 A
	0 1,9 0	2,8	6,05	8,5 A
12	0 2,0 0	3,1	5,47	9,4 A

Contributor: Joakim Ögren

Source: ?

Please send any comments to Joakim Ögren.

**SI Prefixes Table** 



# **SI Prefixes**

Example.		1000 011 (1
Symbo	Pref	Fact
1	ix	or
Z	Zett	10^2
	а	1
E	Exa	10^1
		8
Ρ	peta	10^1
		5
Т	tera	10^1
		2
G	giga	10^9
Μ	Meg	10^6
	а	
k	kilo	10^3
h	hect	10^2
	0	
da	dec	10^1
	а	
d	deci	10^-
		1
С	cent	10^-
	i	2
m	milli	10^-
		3
μ	micr	10^-
	0	6

n	nan	10^-
	0	9
р	pico	10^-
		12
f	femt	10^-
	0	15
а	atto	10^-
		18
Z	zept	10^-
	0	21
у	yokt	10^-
-	0	24

Note: In the computer world things are a bit different:

Symbo	Pref	Fact	Factor
1	ix	or	
Ρ	peta	2^50	1125899906842
			624
Т	tera	2^40	1099511627776
G	giga	2^30	1073741824
Μ	Meg	2^20	1048576
	а		
k	kilo	2^10	1024
Contributor: <u>Joakim Ögren</u> , <u>Haudy Kazemi</u> , <u>Knut Kristan Weber</u>			

Source: Farnell Components Catalogue

Please send any comments to Joakim Ögren.

This the e-mail address: hkazemi@geocities.com Choose this address in your e-mail reader. This the e-mail address: kweber@ix.urz.uni-heidelberg.de Choose this address in your e-mail reader.

#### WWW Links



Here are some links to good sites of technical information on the Internet.

I have a lot of pages I will add as soon as I get the time for it. They are currently in my bookmarks file. Remember that I usually add links to pages covering a specific topic at bottom of the best suited HwB page.

### Misc:

Name Author TheRef The Tech Page Norm's Industrial Electronics **Circuit Cookbook** PC Hardware Link Page Electrical Engineering Circuits Archive sandpile.org: 80x86

Hard Seek The Computer Information Centre Amiga Alley: Hard Hacks We-Man's Electro Stuff Tomi Engdahl's pages PC Mechanic **Electronic Engineers' Toolbox** Mark's Computer Page

F. Robert Falbo Various Norman Dyrvik Dan Charrois Dick Perron Jerry Russell

**Christian Ludloff** 

Comment

**Davide Ferrari** Many Colin Thompson Stefan Wieman Tomi Engdahl **David Risley** EG3 Mark E.

Donaldsson

Walz

Richard Steven

FTP archive with lots of ele

Harddrives & controllers sp

Harddrives & controllers sp

Varoius Links and some ow

Everything about 80x86 pro

Search for hardware manuf

Contains very much about

Amiga related hardware ha

You will find almost everyth

Good info for beginners ab

WhitePapers/Info about Pro

Misc electronic stuff.

Many nice links.

etc.

Misc electronic links.

Various circuits.

Various circuits.

motherboards.

Armory Electronics Archive

ChipDir CONNECTC	<u>Jaap van</u> <u>Ganswijk</u>	Pinouts to Integrated Circuit
GamesX CONNECTC	Lawrence Wright	Pinouts to videogames.
FAQs:		
<u>Name</u> alt.comp.hardware.homebuilt FAQ	<u>Author</u> Mark Sokos	<u>Comment</u> Misc information about things.
sci.electronics FAQ: Repair: Pinouts	<u>Filip M.</u> <u>Gieszczykiewic</u>	Misc pinouts for conn
If you have any more good links of interest,   <u>qtech@mailhost.net</u> .	please send me an e-n	nail at

(C) <u>Joakim Ögren</u> 1996,1997

This is the URL for the WWW page: http://theref.c3d.rl.af.mil/ Open this address in your WWW browser. This the e-mail address: falbof@rl.af.mil Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.blue-planet.com:80/tech/ Open this address in your WWW browser. This the e-mail address: b-planet@ix.netcom.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.compusmart.ab.ca/ndyrvik/ Open this address in your WWW browser. This the e-mail address: ndyrvik@compusmart.ab.ca Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.ee.ualberta.ca/~charro/cookbook/ Open this address in your WWW browser. This the e-mail address: charro@ee.ualberta.ca Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.randomc.com/~dperr/pc\_hdwe.htm Open this address in your WWW browser. This the e-mail address: dperr@randomc.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.ee.washington.edu/eeca/ Open this address in your WWW browser. This the e-mail address: pfloyd@u.washington.edu Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.sandpile.org/80x86/ Open this address in your WWW browser. This the e-mail address: ludloff@sandpile.org Choose this address in your e-mail reader. This is the URL for the WWW page: http://notes.msoft.it/hw/default.cfm Open this address in your WWW browser. This the e-mail address: ferrari@msoft.it Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.compinfo.co.uk/index.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.znet.com/~colin/text/hardhack.html Open this address in your WWW browser. This the e-mail address: colin@znet.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://margo.student.utwente.nl/el Open this address in your WWW browser. This the e-mail address: s.wieman@student.utwente.nl Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.hut.fi/~then/ Open this address in your WWW browser. This the e-mail address: then@snakemail.hut.fi Choose this address in your e-mail reader. This is the URL for the WWW page: http://pcmech.pair.com Open this address in your WWW browser. This the e-mail address: drisley@gte.net Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.eg3.com/ebox.htm Open this address in your WWW browser. This is the URL for the WWW page: http://www.eg3.com Open this address in your WWW browser. This is the URL for the WWW page: http://www.ridgecrest.ca.us/~markee/home.htm Open this address in your WWW browser. This the e-mail address: markee@ridgecrest.ca.us Choose this address in your e-mail reader. This is the URL for the ftp: ftp://ftp.armory.com/pub/user/rstevew/ Open this address in your WWW browser or FTP client. This the e-mail address: rstevew@armory.com Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.xs4all.nl/~ganswijk/chipdir/ Open this address in your WWW browser. This the e-mail address: ganswijk@xs4all.nl Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.gamesx.com/ Open this address in your WWW browser. This the e-mail address: lwright@silk.net Choose this address in your e-mail reader. This is the URL for the ftp: ftp://ftp.netcom.com/pub/di/dibald/FAQS/achh.faq Open this address in your WWW browser or FTP client. This the e-mail address: msokos1@gl.umbc.edu Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.paranoia.com/~filipg/HTML/REPAIR/F\_Pinouts.html Open this address in your WWW browser. This the e-mail address: filipg@paranoia.com Choose this address in your e-mail reader.

## **Download Menu**



The Hardware Book is available in some other formats as well. Since these are converted from HTML the result may sometimes look a little bit strange. If there is some major visual errors or if a link does not work, feel free to send an e-mail. These versions is currently to be considered as beta. And btw, if you like to see HwB in some other format, let me know.

Visit <u>HwB at Internet</u> to download these versions.

(C) <u>Joakim Ögren</u> 1996,1997

#### **HwB-News Menu**



If you would like to be informed about what's happening with the Hardware Book, the HwB-News letter may be something for you. It will contain:

- Updates of The Hardware Book
- News concerning HwB.
- Info about HwB errors/typos.
- Related WWW Links

To subscribe to the HwB-News mailinglist send a mail with the text SUBSCRIBE in the body to <u>hwb-news-request@www.blackdown.org</u>

To unsubscribe to the HwB-News mailinglist send a mail with the text UNSUBSCRIBE in the body to <u>hwb-news-request@www.blackdown.org</u>

The mailing list is not a discussion mailinglist. It only contains mail from me, Joakim Ögren.

Note: It's a low traffic mailing list. Unsubscribe whenever you want, every mail contains unsubscribe instructions.

(C) <u>Joakim Ögren</u> 1996,1997

This the e-mail address: hwb-news-request@www.blackdown.org Choose this address in your e-mail reader.

#### Wanted



Please help me make this reference guide larger. I guess there is much more to add. Don't hesitate to send some strange pinout, circuit or cable.

If you have a strange serial-port on your dish-washer, SEND it to me :-) If it does not have one you could send me a circuit on how to add a serial-port to it. :-)

I have already heard from two people that has a serial port on their dish-washers :)

I am especially searching for the following standards:

- ECB
- EIB
- IEEE1394 Firewire
- SMP16
- SA1000
- JVC bus?
- PC-Engine/TurboGrafix 16 connectors
- Qbus
- STEbus
- SBus
- MULTIBUS
- MULTIBUS II
- MTM-Bus
- GIO
- FutureBus+
- Nec PC-FX connectors
- Kenwood CD-Player RS232-port (For example DP-M7750).
- IBM PS/2 Motherboard Power connector
- Epson Sample E04974 Diskdrive with Signals+Power in the usual 34 pin connector.
- 40 pin diskdrive connector (not IDE..)
- XTA Interface
- Other information of value:
- Filters

If you have any of the above listed please send an e-mail to Joakim Ögren.

(C) <u>Joakim Ögren</u> 1996,1997

## **About Hardware Book**



What about this? Your free reference guide to electronics.

The Hardware Book is a compilation of pinouts I've found from different sources. I've tried to have the same style for all pages. This makes it easier to find information for you. I am not trying to sell anything.

It has been developed on my sparetime and is made available to you for free. This also means that I can't guarantee that the presented information is correct. Use it on you own risk. I can't take the whole credit for HwB. I have since the first release received a great lot of mails with suggestions, questions and information. With the help of many contributors HwB has grown. Keep sending me mails...



This is me, Joakim Ögren:

Could it be even better? Perhaps if You help me. Please send any material you have that might be of interest for this project. Send it to <u>qtech@mailhost.net</u>.

I am looking for a sponsor, if you are interested please let me know and I will tell you more.

All new information since the last update is marked



and updated or changed

information is marked



I would like to thank the following people:

Niklas Edmundsson Karl Asha Tomas Ögren for helping me find some of the information in HwB and being a nice friend.. for letting me use his web-server to store HwB. my brother, for comments and helping me with HwB.


# Rob Gill Petr Krc Marco Budde

for sending me many nice pinouts etc. for sending me many nice pinouts etc. maintainer of the HwB Linux Debian package.



This is what I feel like doing when nothing works :-) (C) <u>Joakim Ögren</u> 1996,1997

# Contacting the author HwB



# I will not be able to answer any questions at the moment. But please send me pinouts etc.

I receive many e-mails every day. Please help me categorize the e-mails:

Pinout	<u>hwb-</u>	Connector pinouts.
	pinout@usa.ne	
Ochio	<u>t</u>	Cable 9 adaptara descriptions
Cable	<u>hwb-</u> cable@usa.net	Cable & adapters descriptions.
Circuit	hwb-	Circuits for the coming Circuit-
S	<u>circuit@usa.ne</u>	8
-	t	
Genera	<u>hwb@usa.net</u>	General info for HwB.
I		

Please don't send questions like "Do you have the pinout to Xyz" or "Can you help me to repair my Xyz", please redirect these to a UseNet newsgroup instead. Try <u>DejaNews</u>

(C) <u>Joakim Ögren</u> 1996,1997

This the e-mail address: hwb-pinout@usa.net Choose this address in your e-mail reader. This the e-mail address: hwb-cable@usa.net Choose this address in your e-mail reader. This the e-mail address: hwb-circuit@usa.net Choose this address in your e-mail reader. This the e-mail address: hwb@usa.net Choose this address in your e-mail reader. This is the URL for the WWW page: http://www.dejanews.com Open this address in your WWW browser.