

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 935 202 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

11.08.1999 Bulletin 1999/32

(51) Int. Cl.⁶: G06F 15/18

(21) Application number: 98400092.7

(22) Date of filing: 19.01.1998

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(71) Applicant: Sony France S.A.

75831 Paris Cedex 17 (FR)

(72) Inventor: Numaoka, Chisato

75005 Paris (FR)

(74) Representative:

Thévenet, Jean-Bruno et al
Cabinet Beau de Loménie

158, rue de l'Université

75340 Paris Cédex 07 (FR)

(54) Hardware or software architecture implementing self-biased conditioning

(57) An architecture, which may be embodied in hardware, software or a combination of the two, implementing self-biased conditioning and having at least one primary response network (1) comprising: a single activation node (X) responding to a first value of an input signal received from at least one sensor (S_A) by outputting a trigger signal (O_1), one or more motor centres (M) receiving the trigger signal (O_1) and having an innate response to generate an output signal (O_3) for activating an actuator (C_1), means (y^+ , y^-) for applying positive and negative reinforcement signals to the motor centre (M) to promote or inhibit the response of the motor centre (M) to the trigger signal (O_1), one or more expectation nodes (Y) receiving an input signal from at least one second sensor (S_B), and generating an output signal (O_2) indicating when the generation of said output signal (O_3) for activating the actuator is not appropriate; and an associative memory (2) generating said positive and negative reinforcement signals in response to a determination that the response of the motor centre requires promotion or inhibition.




FIG.1