



PLAs, CRUOUT REG

5/31/82
3/30/82
7/1/82



DSR ROM, EPROM READ/WRITE BUS


②
3/30/82
mfb



EPR ϕ M ADDRESS COUNTERS

3



9/31/82
MZE




SYSTEM BUS INTERFACE

④

3/30/82
mfb




5
 3/31/82
 7/1/86




Misc Logic

6


4/29/82
3/31/82
MTB



NOT USED



NOT USED.



3T REGs

7

3/30/82
MFB

CRU Bit Definition

Base = >1000

<u>Disp</u>	<u>Function</u>
0	DSR RQM Page bit
1	MODE 0 = READ, 1 = PROGRAM
2	Power supply enable, 0 = ϕ FF, 1 = ϕ N, LED on.
3	Power supply Voltage Control, 0 = +5V, 1 = +25
4	Address CTR Increment $\leq 8\phi/56Z \uparrow \downarrow$
5	2532/2564 select 0 = 2532, 1 = 2564
6	EPRQM \overline{CE} 0 = $\overline{CE} = 1$, 1 = $\overline{CE} = 0$
7	Verify LED 0 = ϕ FF, 1 = ϕ N

PAL #1

14L4

1	/MEMEN	11	/CRUCLK
2	A0	12	EPAGE
3	A1	- 13	DBIN
4	A2	14	/CRUST
5	A3	15	/BDRUR
6	A4	16	/ROMCS
7	A5	- 17	open output
8	A6	18	V1
9	A7	19	PCBEN
10	Power GND	20	VCC

$$\text{/CRUST} = \text{/MEMEN} * \text{/A0} * \text{/A1} * \text{/A2} * \text{/A3} * \text{/A4} * \text{/A5} * \text{/A6} * \text{/A7} * \text{CRUCLK} * \text{PCBEN}$$

$$\text{/BDRUR} = \text{MEMEN} * \text{/A0} * \text{A1} * \text{/A2} * \text{EPAGE} * \text{PCBEN} * \text{V1}$$

$$\text{/ROMCS} = \text{EPAGE} * \text{MEMEN} * \text{/A0} * \text{A1} * \text{/A2} * \text{/A3} * \text{DBIN} * \text{V1} * \text{PCBEN}$$

3/30/82
MFB

PLA #2

PAL19L4

1 /MEMEN
2 A0
3 A1
4 A2
5 A3
6 A14
7 A15COUT
8 /WE
9 DBIN
10 Power GND

11 V1
12 PCBEN
13 EPAGE
14 /PRGST
15 /EPRDEN
16 /EACMLD
17 /EACLLD
18 GND
19 GND
20 VCC

$$\text{PRGST} = V1 * \text{MEMEN} * \text{WE} * /A0 * A1 * /A2 * A3 * /A14 * \text{PCBEN} * /A15\text{COUT} * \text{EPAGE}$$

$$\text{EPRDEN} = V1 * \text{MEMEN} * \text{DBIN} * /A0 * A1 * /A2 * A3 * /A14 * \text{EPAGE} * \text{PCBEN} * /A15\text{COUT}$$

$$\text{EACMLD} = V1 * \text{MEMEN} * \text{WE} * /A0 * A1 * /A2 * A3 * A14 * /A15\text{COUT} * \text{EPAGE} * \text{PCBEN}$$

$$\text{EACLLD} = V1 * \text{MEMEN} * \text{WE} * /A0 * A1 * /A2 * A3 * A14 * A15\text{COUT} * \text{EPAGE} * \text{PCBEN}$$

CRU Bit Definition

Base = 71000

<u>Disp</u>	<u>Function</u>
0	DSR RØM Page bit
1	EPRØM Mode 1 = Program, 0 = READ
2	Power supply enable, 0 = ØFF, 1 = ØN, LED data
3	Power supply Voltage Control, 0 = +5V, 1 = +25
4	Address CTR Increment $\leq 64/562$ 
5	2532/2564 select 0 = 2532, 1 = 2564
6	EPRØM \overline{CE} 0 $\equiv \overline{CE} = 1$, 1 $\equiv \overline{CE} = 0$
7	Verify LED 0 = ØFF, 1 = ØN

Memory Space

>4000 - >4FFF OSL ROM


>5000 EPROM READ, EPROM Write Register

>5002, 3 EPROM ADDRESS CTR LOAD


3/30/82
MFB


µA 723C

$$2.5 \leq V_{E} \leq 40$$



THE ADJUSTABLE RANGE OF OUTPUT $P_{SHL} = 0 : (4.5 \dots V_{pp} \approx 9.1)$
 $P_{SHL} = 1 : (13.5 \dots 45.1)$





3/30/82
MFB

