

TMS34010 User's Guide

Graphics Products



TEXAS
INSTRUMENTS

TMS34010

User's Guide



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

Copyright © 1986, Texas Instruments Incorporated

Contents

<i>Section</i>	<i>Page</i>
1 Introduction	1-1
1.1 TMS34010 Overview	1-2
1.2 Key Features	1-3
1.3 Typical Applications	1-4
1.4 Architectural Overview	1-5
1.4.1 Other Special Processing Hardware	1-5
1.4.2 TMS34010 Block Diagram	1-6
1.5 Manual Organization	1-8
1.6 References and Suggested Reading	1-10
2 Pin Functions	2-1
2.1 Pinout and Pin Descriptions	2-2
2.2 Host Interface Bus Signals	2-5
2.3 Local Memory Interface Signals	2-7
2.4 Video Timing Signals	2-9
2.5 Hold and Emulator Interface Signals	2-10
2.6 Power, Ground, and Reset Signals	2-11
3 Memory Organization	3-1
3.1 Memory Addressing	3-2
3.2 Memory Map	3-4
3.3 Stacks	3-6
3.3.1 System Stack	3-6
3.3.2 Auxiliary Stacks	3-10
4 Hardware-Supported Data Structures	4-1
4.1 Fields	4-2
4.2 Pixels	4-6
4.2.1 Pixels in Memory	4-6
4.2.2 Pixels on the Screen	4-7
4.2.3 Display Pitch	4-10
4.3 XY Addressing	4-11
4.3.1 XY-to-Linear Conversion	4-11
4.4 Pixel Arrays	4-14
5 CPU Registers and Instruction Cache	5-1
5.1 General-Purpose Registers	5-2
5.1.1 Register File A	5-2
5.1.2 Register File B	5-3
5.1.3 Stack Pointer	5-4
5.1.4 Implied Graphics Operands	5-5
5.2 Status Register	5-20
5.3 Program Counter	5-22
5.4 Instruction Cache	5-23
5.4.1 Cache Hardware	5-23
5.4.2 Cache Replacement Algorithm	5-24
5.4.3 Cache Operation	5-25

5.4.4	Self-Modifying Code	5-26
5.4.5	Flushing the Cache	5-26
5.4.6	Cache Disable	5-26
5.4.7	Performance with Cache Enabled versus Cache Disabled	5-27
5.5	Internal Parallelism	5-28
6	I/O Registers	6-1
6.1	I/O Register Addressing	6-2
6.2	Latency of Writes to I/O Registers	6-3
6.3	I/O Registers Summary	6-4
6.3.1	Host Interface Registers	6-6
6.3.2	Local Memory Interface Registers	6-7
6.3.3	Interrupt Interface Registers	6-7
6.3.4	Video Timing and Screen Refresh Registers	6-8
6.4	Alphabetical Listing of I/O Registers	6-8
7	Graphics Operations	7-1
7.1	Graphics Operations Overview	7-2
7.2	Pixel Block Transfers	7-4
7.2.1	Color-Expand Operation	7-5
7.2.2	Starting Corner Selection	7-7
7.2.3	Interrupting PixBits and Fills	7-9
7.3	Pixel Transfers	7-10
7.4	Incremental Algorithm Support	7-10
7.5	Transparency	7-11
7.6	Plane Masking	7-12
7.7	Pixel Processing	7-15
7.8	Boolean Processing Examples	7-17
7.8.1	Replace Destination with Source	7-18
7.8.2	Logical OR of Source with Destination	7-18
7.8.3	Logical AND of NOT Source with Destination	7-18
7.8.4	Exclusive OR of Source with Destination	7-18
7.9	Multiple-Bit Pixel Operations	7-19
7.9.1	Examples of Boolean Operations	7-19
7.9.2	Operations On Pixel Intensity	7-22
7.10	Window Checking	7-25
7.10.1	W=1 Mode - Window Hit Detection	7-26
7.10.2	W=2 Mode - Window Miss Detection	7-27
7.10.3	W=3 Mode - Window Clipping	7-27
7.10.4	Specifying Window Limits	7-28
7.10.5	Window Violation Interrupt	7-29
7.10.6	Line Clipping	7-29
8	Interrupts, Traps, and Reset	8-1
8.1	Interrupt Interface Registers	8-3
8.2	External Interrupts	8-3
8.3	Internal Interrupts	8-4
8.4	Interrupt Processing	8-5
8.4.1	Interrupt Latency	8-6
8.5	Traps	8-8
8.6	Illegal Opcode Interrupts	8-8
8.7	Reset	8-9
8.7.1	Asserting Reset	8-9
8.7.2	Suspension of DRAM-Refresh Cycles During Reset	8-10

8.7.3	Initial State Following Reset	8-10
8.7.4	Activity Following Reset	8-11
9	Screen Refresh and Video Timing	9-1
9.1	Video Timing Signals	9-2
9.2	Screen Sizes	9-3
9.3	Video Timing Registers	9-4
9.4	Horizontal Video Timing	9-6
9.5	Vertical Video Timing	9-8
9.5.1	Noninterlaced Video Timing	9-9
9.6	Display Interrupt	9-14
9.7	Dot Rate	9-15
9.8	External Sync Mode	9-16
9.8.1	A Two-GSP System	9-16
9.8.2	External Interlaced Video	9-18
9.9	Video RAM Control	9-19
9.9.1	Screen Refresh	9-19
9.9.2	Video Memory Bulk Initialization	9-27
10	Host Interface Bus	10-1
10.1	Host Interface Bus Pins	10-2
10.2	Host Interface Registers	10-2
10.3	Host Register Reads and Writes	10-4
10.3.1	Functional Timing Examples	10-5
10.3.2	Ready Signal to Host	10-8
10.3.3	Indirect Accesses of Local Memory	10-11
10.3.4	Halt Latency	10-19
10.3.5	Accommodating Host Byte-Addressing Conventions	10-21
10.4	Bandwidth	10-22
10.5	Worst-Case Delay	10-23
11	Local Memory Interface	11-1
11.1	Local Memory Interface Pins	11-2
11.2	Local Memory Interface Registers	11-3
11.3	Memory Bus Request Priorities	11-4
11.4	Local Memory Interface Timing	11-5
11.4.1	Local Memory Write Cycle Timing	11-7
11.4.2	Local Memory Read Cycle Timing	11-8
11.4.3	Local Shift-Register-to-Memory Cycle Timing	11-9
11.4.4	Local Memory-to-Shift-Register Cycle Timing	11-10
11.4.5	Local Memory $\overline{\text{RAS}}$ -Only DRAM Refresh Cycle Timing	11-11
11.4.6	Local Memory $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ DRAM Refresh Cycle Timing	11-12
11.4.7	Local Memory Internal Cycles	11-13
11.4.8	I/O Register Access Cycles	11-14
11.4.9	Read-Modify-Write Operations	11-15
11.4.10	Local Memory Wait States	11-16
11.4.11	Hold Interface Timing	11-18
11.4.12	Local Bus Timing Following Reset	11-22
11.5	Addressing Mechanisms	11-23
11.5.1	Display Memory Hardware Requirements	11-24
11.5.2	Memory Organization and Bank Selecting	11-25
11.5.3	Dynamic RAM Refresh Addresses	11-25
11.5.4	An Example – Memory Organization and Decoding	11-27

12	The TMS34010 Instruction Set	12-1
12.1	Symbols and Abbreviations	12-2
12.2	Addressing Modes	12-3
12.2.1	Immediate Addressing	12-3
12.2.2	Indirect XY	12-3
12.2.3	Absolute Addressing	12-4
12.2.4	Register Direct	12-4
12.2.5	Register Indirect	12-5
12.2.6	Register Indirect with Displacement	12-6
12.2.7	Register Indirect with Predecrement	12-6
12.2.8	Register Indirect with Postincrement	12-7
12.3	Move Instructions Summary	12-8
12.3.1	Register-to-Register Moves	12-8
12.3.2	Constant-to-Register Moves	12-8
12.3.3	X and Y Register Moves	12-8
12.3.4	Multiple Register Moves	12-9
12.3.5	Byte Moves	12-9
12.3.6	Field Moves	12-10
12.4	PIXBLT Instructions Summary	12-14
12.5	PIXT Instructions Summary	12-14
13	Instruction Timings	13-1
13.1	General Instructions	13-2
13.1.1	Best Case Timing – Considering Hidden States	13-2
13.1.2	Other Effects on Instruction Timing	13-3
13.2	MOVE and MOVB Instructions	13-4
13.2.1	Moves Between Registers and Memory	13-5
13.2.2	Memory-to-Memory Moves	13-6
13.2.3	MOVE Timing Example	13-8
13.3	FILL Instructions	13-9
13.3.1	FILL Setup Time	13-9
13.3.2	FILL Transfer Timing	13-10
13.3.3	FILL Timing Examples	13-13
13.3.4	Interrupt Effects on FILL Timing	13-15
13.4	PIXBLT Instructions	13-16
13.4.1	PIXBLT Setup Time	13-16
13.4.2	PIXBLT Transfer Timing	13-18
13.4.3	PIXBLT Timing Examples	13-23
13.4.4	The Effect of Interrupts on PIXBLT Instructions	13-25
13.5	PIXBLT Expand Instructions	13-26
13.5.1	PIXBLT Setup Time	13-26
13.5.2	PIXBLT Transfer Timing	13-27
13.5.3	PIXBLT Timing Examples	13-31
13.5.4	The Effect of Interrupts	13-33
13.6	The LINE Instruction	13-34
13.6.1	LINE Setup Time	13-34
13.6.2	LINE Transfer Timing	13-34
13.6.3	LINE Timing Example	13-35
13.6.4	Effects of Interrupts on LINE Timing	13-36
A	TMS34010 Data Sheet	A-1
B	Emulation Guidelines for Prototyping	B-1
C	Software Compatibility with Future GSPs	C-1
E	Glossary	E-1

Illustrations

<i>Figure</i>		<i>Page</i>
1-1.	System Block Diagram	1-5
1-2.	Internal Architecture Block Diagram	1-6
2-1.	TMS34010 Pinout (Top View)	2-2
2-2.	TMS34010 Major Interfaces	2-3
3-1.	Logical Memory Address Space	3-2
3-2.	Physical Memory Addressing	3-2
3-3.	TMS34010 Memory Map	3-4
3-4.	System Stack	3-7
3-5.	Stack Operations	3-8
3-6.	Auxiliary Stack Grows toward Lower Addresses	3-10
3-7.	Auxiliary Stack Grows toward Higher Addresses	3-11
4-1.	Field Storage in External Memory	4-2
4-2.	Field Alignment in Memory	4-3
4-3.	Field Insertion	4-5
4-4.	Pixel Storage in External Memory	4-7
4-5.	Mapping of Pixels to Monitor Screen	4-7
4-6.	Configurable Screen Origin	4-8
4-7.	Display Memory Dimensions	4-9
4-8.	Display Memory Coordinates	4-9
4-9.	Pixel Addressing in Terms of XY Coordinates	4-11
4-10.	Concatenation of XY Coordinates in Address	4-12
4-11.	Conversion from XY Coordinates to Memory Address	4-13
4-12.	Pixel Array	4-14
5-1.	Register File A	5-2
5-2.	Register File B	5-3
5-3.	Stack Pointer Register	5-4
5-4.	Status Register	5-20
5-5.	Program Counter	5-22
5-6.	TMS34010 Instruction Cache	5-23
5-7.	Segment Start Address	5-24
5-8.	Internal Data Paths	5-28
5-9.	Parallel Operation of Cache, Execution Unit, and Memory Interface	5-29
6-1.	I/O Register Memory Map	6-2
7-1.	Color-Expand Operation	7-6
7-2.	Starting Corner Selection	7-7
7-3.	Transparency	7-11
7-4.	Read Cycle With Plane Masking	7-13
7-5.	Write Cycle With Transparency and Plane Masking	7-14
7-6.	Graphics Operations Interaction	7-16
7-7.	Examples of Operations on Single-Bit Pixels	7-17
7-8.	Examples of Boolean Operations	7-19
7-9.	Examples of Operations on Pixel Intensity	7-22
7-10.	Specifying Window Limits	7-28
7-11.	Outcodes for Line Endpoints	7-30
7-12.	Midpoint Subdivision Method	7-31
8-1.	Vector Address Map	8-2
9-1.	Horizontal and Vertical Timing Relationship	9-5
9-2.	Horizontal Timing	9-6
9-3.	Horizontal Timing Logic – Equivalent Circuit	9-7

9-4.	Example of Horizontal Signal Generation	9-7
9-5.	Vertical Timing for Noninterlaced Display	9-8
9-6.	Vertical Timing Logic – Equivalent Circuit	9-9
9-7.	Electron Beam Pattern for Noninterlaced Video	9-9
9-8.	Noninterlaced Video Timing Waveform Example	9-10
9-9.	Electron Beam Pattern for Interlaced Video	9-11
9-10.	Interlaced Video Timing Waveform Example	9-13
9-11.	External Sync Timing – Two GSP Chips	9-17
9-12.	Screen-Refresh Address Registers	9-20
9-13.	Logical Pixel Address	9-22
9-14.	Screen-Refresh Address Generation	9-23
10-1.	Equivalent Circuit of Host Interface Control Signals	10-4
10-2.	Host 8-Bit Write with HCS Used as Strobe	10-5
10-3.	Host 8-Bit Read with HCS Used as Strobe	10-6
10-4.	Host 16-Bit Read with HREAD Used as Strobe	10-6
10-5.	Host 16-Bit Write with HWRITE Used as Strobe	10-7
10-6.	Host 16-Bit Write with HLDS, HUDS Used as Strobes	10-7
10-7.	Host 16-Bit Read with HLDS, HUDS Used as Strobes	10-8
10-8.	Host Interface Timing – Write Cycle With Wait	10-10
10-9.	Host Interface Timing – Read Cycle With Wait	10-10
10-10.	Host Indirect Read from Local Memory (INCR=1)	10-13
10-11.	Host Indirect Write to Local Memory (INCW=1)	10-15
10-12.	Indirect Write Followed by Two Indirect Reads (INCW=1, INCR=0)	10-16
10-13.	Calculation of Worst-Case Host Interface Delay	10-23
11-1.	Triple Multiplexing of Addresses and Data	11-5
11-2.	Row and Column Address Phases of Memory Cycle	11-6
11-3.	Local Bus Write Cycle Timing	11-7
11-4.	Local Bus Read Cycle Timing	11-8
11-5.	Local Bus Shift Register to Memory Cycle Timing	11-9
11-6.	Local Bus Memory to Shift Register Cycle Timing	11-10
11-7.	Local Bus \overline{RAS} -Only DRAM-Refresh Cycle Timing	11-11
11-8.	Local Bus \overline{CAS} -Before- \overline{RAS} DRAM-Refresh Cycle Timing	11-12
11-9.	Local Bus Internal Cycles Back to Back	11-13
11-10.	I/O Register Read Cycle Timing	11-14
11-11.	I/O Register Write Cycle Timing	11-15
11-12.	Local Bus Read Cycle with One Wait State	11-16
11-13.	Local Bus Write Cycle with One Wait State	11-17
11-14.	Local Bus Shift-Register-to-Memory Cycle with One Wait State	11-18
11-15.	TMS34010 Releases Control of Local Bus	11-19
11-16.	TMS34010 Resumes Control of Local Bus	11-20
11-17.	Local Bus Timing Following Reset	11-22
11-18.	External Address Format	11-23
11-19.	Row Address for DRAM-Refresh Cycle	11-26
11-20.	Address Decode for Example System	11-27
11-21.	Display Memory Dimensions for the Example	11-28
12-1.	Immediate Addressing Mode	12-3
12-2.	Absolute Addressing Mode	12-4
12-3.	Register Direct Addressing Mode	12-5
12-4.	Register Indirect Addressing Mode	12-5
12-5.	Register Indirect with Displacement Addressing Mode	12-6
12-6.	Register Indirect with Predecrement Addressing Mode	12-7
12-7.	Register Indirect with Postincrement Addressing Mode	12-7
12-8.	Register-to-Memory Moves	12-11
12-9.	Memory-to-Register Moves	12-12
12-10.	Memory-to-Memory Moves	12-13
12-11.	LINE Examples	12-93

13-1. Field Alignments in Memory	13-4
13-2. MOVE Timing Example	13-8
13-3. Pixel Block Alignment in X	13-10
13-4. Pixel Block Alignments	13-11
13-5. FILL XY Timing Example	13-14
13-6. Pixel Block Alignment in X	13-19
13-7. Pixel Block Alignments	13-20
13-8. Source to Destination Alignments	13-21
13-9. PIXBLT XY,L Timing Example	13-24
13-10. Pixel Block Alignment in X	13-28
13-11. Pixel Block Row Alignments	13-28
13-12. PIXBLT B,XY Timing Example	13-32
13-13. LINE Timing Example	13-35
B-1. Grounding the XDS Target Cable Assembly	B-4

Tables

<i>Table</i>	<i>Page</i>
1-1. Typical Applications of the TMS34010	1-4
2-1. Pin Descriptions	2-4
2-2. Host Interface Signals	2-5
2-3. Local Bus Interface Signals	2-7
2-4. Video Timing Signals	2-9
2-5. Hold and Emulator Interface Signals	2-10
2-6. Power, Ground, and Reset Signals	2-11
5-1. B-File Registers Summary	5-5
5-2. Definition of Bits in Status Register	5-20
5-3. Decoding of Field-Size Bits in Status Register	5-21
5-4. Instruction Effects on the PC	5-22
6-1. I/O Registers Summary	6-4
7-1. Boolean Pixel Processing Options	7-15
7-2. Arithmetic (or Color) Pixel Processing Options	7-15
8-1. Interrupt Priorities	8-2
8-2. External Interrupt Vectors	8-3
8-3. Interrupts Associated with Internal Events	8-4
8-4. Six Sources of Interrupt Delay	8-7
8-5. Sample Instruction Completion Times	8-7
8-6. Illegal Opcodes Ranges	8-8
8-7. State of Pins During a Reset	8-10
9-1. Programming GSP #2 For External Sync Mode	9-17
9-2. Screen-Refresh Latency	9-26
10-1. Host Interface Register Selection	10-3
10-2. Five Sources of Halt Delay	10-20
10-3. Sample Instruction Completion Times	10-20
10-4. Host Interface Estimated Bandwidth	10-22
11-1. Priorities for Memory Cycle Requests	11-4
12-1. TMS34010 Instruction Set Symbol and Abbreviation Definitions	12-2
12-2. Summary of Move Instructions	12-8
12-3. MOV B Addressing Modes	12-9
12-4. Field Move Addressing Modes	12-10
12-5. PIXBLT Instruction Summary	12-14
12-6. PIXT Addressing Modes	12-14

12-7.	TMS34010 Instruction Set Summary	12-15
13-1.	MOVE and MOVB Memory-to-Register Timings	13-5
13-2.	MOVE and MOVB Register-to-Memory Timings	13-6
13-3.	Alignment Indices for Memory-to-Memory Moves	13-6
13-4.	MOVE Memory-to-Memory Timings	13-7
13-5.	FILL Setup Time	13-9
13-6.	FILL Transfer Timing†	13-10
13-7.	Timing Values per Word for Graphics Operations (G)	13-12
13-8.	PIXBLT Setup Time	13-16
13-9.	PIXBLT Transfer Timing†	13-18
13-10.	Timing Values per Word for Graphics Operations (G)	13-22
13-11.	PIXBLT Expand Setup Time	13-26
13-12.	PIXBLT Expand Transfer Timing†	13-27
13-13.	Timing Values per Word for Graphics Operations (G)	13-30
13-14.	LINE Transfer Timing	13-34
13-15.	Per-Word Timing Values for Pixel Processing (P)	13-35