

With the exception of the enable prece
the WD1773 is identical to the WD177
is fully software compatible with the
WD1770-00 and WD1773-00 are comp
FD179X stepping rates, while the WD
stepping rates of 2, 3, 6, and 12 msec
The WD177X-00 devices all contain a
data separator which virtually elimina
components and adjustments associ

Floppy Disk Controller Devices

20	\overline{MO}	\overline{MO} (WD WD
21	WG	WF
22	WD	WF
23	$\overline{TR00}$	\overline{TR}
24	\overline{IP}	\overline{IND}
25	\overline{WPRT}	\overline{WF}

ARCHITECTURE

The primary sections of the Floppy the Parallel Processor Interface a Interface.

Data Shift Register – This 8-bit serial data from the Read Data Read operations and transfers serial Data output during Write operat

Data Register – This 8-bit register register during Disk Read and V disk Read operations, the asse transferred in parallel to the Data Data Shift Register. In Disk Writ mation is transferred in paral Register to the Data Shift Regis

When executing the Seek Co Register holds the address of the

Floppy Disk Controller Devices

Timing and Control - All computer interface controls are generated to the device. The internal device timing is generated from an internal crystal clock. The WD177X-00 can operate in two modes of operation according to the DDEN pin.

When DDEN = 0, double density mode.
When DDEN = 1, single density mode.

AM Detector - The address mark detector (AM) detects data and index address marks during read and write operations.

Data Separator - A digital data separator (DS) is part of a ring shift register and data separator logic provides read data and a reclock signal to the AM detector.

ding to the state DDEN. When density is selected. In either case at 8 MHz.

GENERAL DISK READ OPERATION

Sector lengths of 128, 256, 512 or in either FM or MFM formats is placed to logical 1. For MFM placed to a logical 0. Sector length at format time by the fourth byte

SECTOR LENGTH T	
SECTOR LENGTH FIELD (HEX)	NUM IN SE
00	
01	
02	
03	

Floppy Disk Controller Devices

m = Multiple Sector Flag (Bit 4)

m = 0, Single Sector

m = 1, Multiple Sector

H = Motor on Flag (Bit 3) (1770/)

H = 0, Enable Spin-up Sequence

H = 1, Disable Spin-up Sequence

S = Side Compare Flag (Bit 3) (1770/)

S = 0, Compare for side 0


S = 1, Compare ;for side 1

For all Type III commands bit 3

a_0 = Data Address Mark (Bit 0) (1770/)


a_0 = 0, Write Normal Data Mark

a_0 = 1, Write Deleted Data Mark




TYPE I COMMAND FLOW

Floppy Disk Controller Devices



TYPE I COMMAND P



TYPE II COMMAND

For Number of the ID field is compared to the Sector Register. If there is no Sector match, the next encountered ID field is read off the disk and comparisons again made. If the ID field CRC matches, the data field is located and is either written to or read from, depending upon the command. The WD177X-00 finds an ID field with a Track number, and CRC within four revolutions of the disk, or, the Record Not Found Status bit (Bit 4) and the command is terminated with an error.

Floppy Disk Controller Devices

output is made active if the DRQ (Data Request, DR) is loaded by the computer). If the command is terminated and the DRQ Bit is set. If the DRQ is service active and six bytes of zeroes in 12 bytes in double density are written. Data Address Mark is then written, terminated by the a_0 field of the command.



INT
S

Floppy Disk Controller Devices

2

1-12

make it suitable for diagnostic purposes; no CRC checking is performed;

DATA PATTERN IN DR (HEX)	IN FM (\overline{DD})
00 thru F4	Write 00
F5	Not Allowed
F6	Not Allowed
F7	Generate
F8 thru FB	Write F8
FC	Write FC
FD	Write FD
FE	Write FE,
FF	Write FF

- * Missing clock transition between
- ** Missing clock transition between

Floppy Disk Controller Devices

B




Floppy Disk Controller Devices

Status Register

Upon receipt of any command, except Interrupt Command, the Busy Status Bit of the status bits are updated on command. If the Force Interrupt Command is received when there is a current command under execution, the Busy Status Bit is reset, and the rest of the status bits are unchanged. If the Force Interrupt Command is received when there is not a command under execution, the Busy Status Bit is reset, and the rest of the status bits are updated. In the case of a Type I command, Status reflects the Type I command.

The user has the option of reading the Status Register through program control or using DMA or interrupt methods. When the Status Register is read the DRQ bit in the Status Register and the DRQ line are automatically reset. A write to the Status Register also causes both DRQ



Floppy Disk Controller Devices

SYNCHRONOUS NOT FOUND (RNF)	When s bit is re
S3 CRC ERROR	If S4 is error da
S2 LOST DATA/ BYTE	When s This bit status e
S1 DATA REQUEST INDEX	This bit Read O when u signal.
S0 BUSY	When s executi

S6 WRITE PROTECT	On Read Write Pro
S5 RECORD TYPE	On Read 1 = Del
S4 RECORD NOT FOUND (RNF)	When se is reset
S3 CRC ERROR	If S4 is s in data f
S2 LOST DATA	When se bit is res
S1 DATA REQUEST	This bit i Operatio updated.
S0 BUSY	When se

Floppy Disk Controller Devices

DRQ

READ ENABLE TIMING - \overline{RE} suc

SYMBOL	CHARACT
t_{RE} t_{DRR} t_{DV} t_{DOH}	\overline{RE} Pulse Width DRQ Reset from Data Valid from Data Hold from INTRQ Reset fro

Note: DRQ and INTRQ reset are
(leading) of WE. Worst ca

t_{WE}	WE Pulse Width
t_{DRW}	DRQ Reset from \overline{WE}
t_{DS}	Data Setup to \overline{WE}
t_{DH}	Data Hold from \overline{WE}
	INTRQ Reset from \overline{WE}

READ DATA TIMING:

CHARACTERISTIC
\overline{RD} Read Pulse Width
\overline{RD} Read Cycle Time

Floppy Disk Controller Devices

MISCELLANEOUS TIMING:

SYMBOL	CHARACTER
t_{CD1}	Clock Duty (low)
t_{CD2}	Clock Duty (high)
t_{STP}	Step Pulse Output
t_{DIR}	Dir Setup to Step
t_{MR}	Master Reset Pulse
t_{IP}	Index Pulse Width