

Box #1

CABLE #	# of cables
1	1
2	2
3	3
4	3
5	2
6	1

#1 - N.C.

2 - Video Ground

3 - Audio

4 - Video

5 - Audio Ground



GND  
GND

GND

GND

Memo  
from  
JIM SHAH

JOY STICKS









## Problem Area of Cassette Interface

1. Reliable Recovery of DATA is Dependent on Recorder used During SAVE.
2. Reliability is Directly proportional to FREQ RESPONSE of CASSETTE DECK,  
max allowed,  $2.5 \text{ kHz} \pm 3\text{Db}$
3. Reliability can be observed by looking for the "EYE" or "Jitter"  
Phenomenon with an oscilloscope.
  - A. our present reliability is dependent on amount of JITTER.  
IF jitter  $< 60\mu\text{s}$  cassette should work.
4. Cassette is also Adversely affected by speed changes.
  - A. our motor control circuit can under special circumstances cause this.

## HOME Computer Cassette Interface


1. Operates with Byte/Manchester Encoding Format.
2. Utilizes Redundancy to gain increased reliability.
3. USES WAVE SHAPING ON INPUT AND OUTPUT TO INCREASE RELIABILITY.
4. HAS TWO MOTOR CONTROL CIRCUITS WHICH ALLOW COMPUTER TO CONTROL DECKS.
5. HAS CAPABILITY OF READING FROM ONE DECK AND WRITING TO ANOTHER, UNDER COMPUTER CONTROL.
6. The interface is software intensive and relies on 9901 interval timer for its timing.








- |                |                 |  |                   |                    |                       |
|----------------|-----------------|--|-------------------|--------------------|-----------------------|
| <b>SOCKETS</b> | <b>ICs</b>      | <b>CRYSTALS</b>                        | <b>CAPACITORS</b> | <b>TRANSISTORS</b> | <b>RESISTORS</b>      |
| 16 PIN - U101  | U101 - TMS 411C | Y100 - 10.7 MHz                        | C103 - .100uF     | Q200 - AST 3904    | R323 - 10KAL          |
| U102           | U102 - TMS 411C | Y600 - 4B. MHz                         | C128 - 125uF      | Q201 - AST 3904    | R250 - 10KAL RES. PAK |
| U104           | U104 - TMS 411C |  | C179 - 125uF      | Q400 - T1592       | R2515 - 1KAL          |
| U105           | U105 - TMS 411C | <b>INDUCTORS</b>                       | C130 - 12.5uF     | Q401 - T1592       | R2523 - 100AL         |
| U106           | U106 - TMS 411C | L100 - 2-4.5uH (TUNABLE)               | C133 - 6.8 pF     | Q402 - T1592       | R2607 - 4.7KAL        |
| U107           | U107 - TMS 411C | L107 - 5LF RESONATOR                   | C200 - 100uF      | Q403 - T1592       | R2616 - 1KAL          |
| U108           | U108 - TMS 411C | L500 - 6.8uH                           | C202 - 220uF      | Q404 - T1592       |                       |
| U109           | U109 - TMS 411C | L501 - 6.8uH                           | C204 - 220uF      |                    |                       |
| U500           | U500 - TMC 0420 | L602 - .33uH                           | C219 - .001uF     | <b>BUSS BARS</b>   |                       |
| U501           | U501 - TMC 0420 |  | C503 - 100uF      | -1                 |                       |
| U502           | U502 - TMC 0420 | <b>CONNECTORS</b>                      | C506 - 22uF       | -2                 |                       |
| U511           | U511 - TMC 9919 | J201 - 5 PIN VIDEO CONN.               | C600 - 100uF      | -3                 |                       |
| U601           | U601 - 74LS262  | J300 - 9 PIN CASSETTE CONN.            | C605 - 10uF       | -5                 |                       |
| U610           | U610 - TMS 4732 | J400 - 9 PIN CASSETTE CONN.            | C606 - 22uF       | -7                 |                       |
| U611           | U611 - TMS 4732 | J500 - 18 PIN DOUBLE ROW<br>EDGE CONN. | C611 - .001uF     | -8                 |                       |
| U100           | U100 - TMC 9915 |  | C612 - .1uF       | -9                 |                       |
| U600           | U600 - TMS 9900 |  |                   |                    |                       |
| U401           | U401 - T1-111   |  |                   |                    |                       |
| U402           | U402 - T1-111   |  |                   |                    |                       |





-5-112-15

DESIGNATION	DATE	BY	CHKD BY						
100-112-15	11/15/54	J. H. ...	J. H. ...						
DESCRIPTION	Circuit Board for ...								
QUANTITY	100								
REVISIONS	<table border="1"> <tr> <th>NO.</th> <th>DATE</th> <th>DESCRIPTION</th> </tr> <tr> <td>1</td> <td>11/15/54</td> <td>Initial Design</td> </tr> </table>			NO.	DATE	DESCRIPTION	1	11/15/54	Initial Design
NO.	DATE	DESCRIPTION							
1	11/15/54	Initial Design							
APPROVED	<table border="1"> <tr> <td>DESIGNER</td> <td>J. H. ...</td> </tr> <tr> <td>CHECKER</td> <td>J. H. ...</td> </tr> <tr> <td>DATE</td> <td>11/15/54</td> </tr> </table>			DESIGNER	J. H. ...	CHECKER	J. H. ...	DATE	11/15/54
DESIGNER	J. H. ...								
CHECKER	J. H. ...								
DATE	11/15/54								









HOME COMPUTER  
FINAL TEST

TITLE

HC. FINAL TEST (PRELIMINARY)

SH 1 OF  
7

DWG  
SIZE  
**A**

Flores

7-23-79

*Flores* 7/23/79



INSTRUCTIONS :

1. EQUIPMENT NEEDED

- a. 1 ZENITH COLOR MONITER
- b. 1 MONITER CABLE
- c. 1 DIAGNOSTIC GROM
- d. 1 JOYSTICKS PERIPHERAL
- e. 1 CASSETTE PLAYER/RECORDER
- f. 1 CASSETTE CABLE
- g. 1 BLANK CASSETTE TAPE

NOTE : ON G.E. CASSETTE PLAYER , THE TONE SHOULD BE AT LEVEL 4 AND  
THE VOLUME LEVEL BETWEEN 3 AND 4.

ON PANASONIC CASSETTE PLAYER , THE TONE SHOULD BE AT LEVEL  
10 AND THE VOLUME LEVEL AT 5.


TITLE	SH 2 OF 7	DWG SIZE	Flores	7-23-77
H.C. FINAL TEST		A		



INSTRUCTIONS:

1. CONNECT POWER CABLE FROM WALL TRANSFORMER
2. CONNECT PERIPHERAL CABLES: a) COLOR MONITOR CABLE  
b) CASSETTE CABLE  
c) JOYSTICK CABLE
3. INSERT DIAGNOSTIC GROM

PICTORIAL: HOME COMPUTER TOP VIEW



TITLE  
H.C. FINAL TEST

SH 3 OF 7  
DWG A SIZE

Flores

7-23-79



INSTRUCTIONS :

RESULTING MONITOR SCREEN :

1. POWER UNIT ON

TI LOGO

2. PRESS '3'

OPERATION MENU

3. PRESS '3'

DIAGNOSTIC TESTS LOGO

4. PRESS '3'

DIAGNOSTIC TEST MENU

5. PRESS '1'

\* KEYBOARD TEST \*

6. ROLL 1 FINGER ACROSS TOP ROW OF KEYS  
THEN PRESS SPACE BAR TWICE,  
ROLL FINGER ACROSS SECOND ROW OF KEYS  
THEN PRESS SPACE BAR TWICE,  
ROLL FINGER ACROSS THIRD ROW OF KEYS  
THEN PRESS SPACE BAR TWICE  
ROLL FINGER ACROSS BOTTOM ROW OF KEYS  
SCREEN SHOULD APPEAR AS SHOWN ON  
RIGHT.

1 2 3 4 5 6 7 8 9 0  
Q W E R T Y U I O P  
A S D F G H J K L  
↑ Z X C V B N M . ENT

NOTE : CHECK FOR STICKING KEYS, STICKING SPACE BAR, & KEYS NOT ENTERING DURING KEYBOARD TEST.

7. PRESS "ENTER"

DIAGNOSTIC TEST MENU

TITLE	H.C. FINAL TEST (KEYBOARD TEST)	SH 4 OF 7	DWG Flores	7-23-75
		SIZE A		



INSTRUCTIONS:


RESULTING MONITOR SCREEN:

1. Press '7'
2. Press 'V' AND 'B'


NOTE: CHECK THE POSITION OF THE DARK SQUARE WITHIN THE SMALL RECTANGLE IN UNITS 1 & 2.

DIAGNOSTIC TEST MENU

\*HANDSET TEST\*




3. ROTATE THE JOYSTICK HANDLES TO MOVE THE DARK SQUARE WITHIN THE LARGE SQUARE TO THE EIGHT POSITIONS SHOWN AT RIGHT



NOTE: TEST SHOULD BE FOR BOTH UNITS 1 & 2.

4. PRESS ORANGE BUTTON ON BOTH JOYSTICK CONTROLLERS.

NOTE: CHECK THE POSITION OF THE DARK SQUARE WITHIN THE SMALL RECTANGLE IN UNITS 1 & 2. POSITION SHOULD BE AS SHOWN AT RIGHT.



5. PRESS "ENTER"

6. PRESS "ENTER"

DIAGNOSTIC TEST MENU

TITLE

H.C. FINAL TEST (HANDSET TEST)

SH 5 OF 7

DWG SIZE A

FIGS

7-23-75



INSTRUCTIONS:

RESULTING MONITOR SCREEN:

1. PRESS '6'

DIAGNOSTIC TEST MENU

2. PRESS '2'

CASSETTE TEST MODE (CS1 or CS2)

NOTE: FOLLOW INSTRUCTIONS ON THE SCREEN

\* CASSETTE TEST \*

REWIND TAPE, THEN PRESS ENTER  
PRESS CASSETTE RECORD, THEN PRESS ENTER  
RECORDING  
PRESS CASSETTE STOP, THEN PRESS ENTER  
CHECK TAPE (Y OR N)?

3. PRESS 'Y'

NOTE: FOLLOW INSTRUCTIONS ON THE SCREEN

REWIND TAPE, THEN PRESS ENTER  
PRESS CASSETTE PLAY, THEN PRESS ENTER  
READING

4. AFTER READING: IF SCREEN IS .....  
FOLLOW INSTRUCTIONS AND  
GO TO STEP 5.

DATA OK  
PRESS CASSETTE STOP, THEN PRESS ENTER

IF SCREEN IS .....  
PRESS 'R', AND GO TO STEP 2  
AFTER 2 READINGS, IF SCREEN  
IS THE SAME, UNIT FAILS CASSETTE.

ERROR: NO DATA FOUND, OR  
ERROR IN DATA FOUND

NOTE: IN STEPS 2 & 3, AFTER PRESSING CASSETTE RECORD & CASSETTE PLAY, CHECK IF CASSETTE IS MOVING BEFORE 'ENTER' IS PRESSED. IF IT DOES, UNIT FAILS CASSETTE MOTOR CONTROL.

5. PRESS 'ENTER'

DIAGNOSTIC TEST MENU

TITLE

H.C. FINAL TEST (CASSETTE TEST)

SH 6 OF 7

DWG SIZE A

Flans

7-23-75



INSTRUCTIONS:

RESULTING MONITOR SCREEN:

1. PRESS '9'

NOTE: RUN 1 CYCLE OF AUTOMATIC TEST. CYCLE IS COMPLETED WHEN \*RAM TEST\* APPEARS AFTER CALCULATION TEST.

2. PRESS "SPACE" KEY

NOTE: IF NO ERRORS SHOWN ON MONITOR SCREEN, GO TO STEP 3.

IF ERRORS ARE NOTED ON MONITOR SCREEN, UNITS FAILS FOR NOTED ERRORS.

3. PRESS 'ENTER'

4. POWER UNIT OFF

5. DISCONNECT ALL CABLES AND GROM

6. TEST COMPLETED

DIAGNOSTIC TEST MENU

\* RAM TEST\*

SPRITE TEST

VIDEO TEST

\* SOUND TEST\*

\* CALCULATION TEST\*

\* RAM TEST\*

DIAGNOSTIC TEST MENU

TITLE H.C. FINAL TEST (AUTOMATIC TEST)	SH 7 OF 7	DWG A SIZE	Flores	7-23-78
---	-----------	------------------	--------	---------

*Inario*

*Cecil Farris*

MEMORANDUM

October 17, 1979

TO: Cecil Farris  
 Jan Pailes  
 Gary LaGrange  
 Pat Kiefer  
 Dan Wikander  
 Nick Flores

COPY: Lee Kitchens  
 Omar Duffer  
 Al Coe  
 Rex Naden

FROM: Byron Crowe

SUBJECT: MAINFRAME BURN-IN PROCEDURE

Attached is a revised copy of the Burn-in procedure for both new and retrofited mainframes. Short cycle post burn-in requirements are added for the first time. Please mark up a copy showing changes you feel are needed, and return to me. Several revisions will probably be required in coming weeks. I plan to meet with Q.C. and Manufacturing before 10/18 to discuss this procedure and define failure systems and terminology to be used.

Thank You.

*Byron Crowe*

Byron Crowe  
JBC:er

*Copy to SWC*

*1*

*2*

*RTW*

BURN IN TEST PROCEDURE

NOTE: All Burn-In units will run QRA Test for 48 hours, and GROM Diagnostic Test for 48 hours.

1. QRA BASIC TEST INSTRUCTIONS

- a. Connect monitor cable, transformer cable, and cassette cord to H/C unit.
- b. Power unit "ON". Monitor screen should have TI Logo.
- c. Press '1' twice. Monitor screen should have "TI BASIC READY"
- d. Enter "OLD CS1". Then press "enter" key.
- e. Follow instructions on screen .....
  - \* Rewind cassette tape, then press enter
  - \* Press cassette play, then press enter reading
- f. After reading if screen is ..... follow instructions and go to step g.
  - \* Data OK
  - \* Press cassette stop, then press enter

if screen is .....  
press "R" and go to step e.      \* ERROR: No data detected or error detected in data.  
After 2 readings if results are the same, unit has cassette read problem.

NOTE: Check volume & tone levels and cassette cord connections.

- g. Enter "Run". Then press "enter" key.
- h. After 1 cycle of test is complete, enter '10000' and press "enter" key when "Enter Test Cycles Desired" appears.
- i. To check time, press 'shift' key and 'C' at same time. Then enter 'Print T' and press 'enter' key. Number of cycles should appear on screen. ~~Record number of cycles completed on B.I. Log.~~  
Enter 'CON' and press enter key to resume test.

NOTE: If H/C unit is not running test or if an error has been detected in program, list the status of unit and the number of cycles completed (if possible) on History Card. Any Soft failure (lock-up) should be moved to engineering rack and restarted at 0 time. Any Hard failure should be sent to Burn-In TS&R, after which it will go to a designated rack for TS&R Burn-In.

*After 48 hours,*

BURN-IN TEST PROCEDURE  
cont.

- j. When H/C unit has completed 2400 cycles of QRA Test (approx. 46 hours) unit is to be verified by QC, who will then update the history card and turn unit "OFF" for a cool down of at least one (1) hour before beginning the GROM Diagnostic Test.

2. GROM DIAGNOSTIC QRA TEST INSTRUCTIONS

- a. Power unit "ON". Monitor screen should have TI Logo.  
b. Insert GROM Diagnostic Command Module. Monitor screen should have TI Logo with French wording.  
c. Press '3' three times (slowly) for RAM Test from Diagnostic screen.  
d. Press '5' once for Column Disturb RAM Test.  
e. Press '2' once for Loop Testing.  
f. To check for accumulative time and errors:  
Press space bar once and note test time and errors on History Card and Burn-In Log.

NOTE: Test time is given in Hrs: MIN: SEC.

NOTE: If an error is detected: <sup>AFTER 96 HOURS</sup> Any Soft (lock-up) failure should be moved to Engineering Rack and restarted at 0 time. Any Hard failure should be sent to Burn-In TS&R, after which it is to go on a designated TS&R Burn-In Rack.

- g. Press space bar again to resume test.  
h. When unit test time is 46 hours, QC will again verify time and update History Card, and test is completed.

3. SHORT CYCLE BURN-IN REQUIREMENTS

When a unit has completed the normal 96 hour burn-in cycle, but has afterward undergone TS&R, the following requirements apply:

- a. MLB removed and electronic component replaced or soldering involved: --Full 96 hour burn-in.  
b. MLB removed from top case, but shields not removed: --24 hours burn-in with diagnostic GROM.  
c. Power supply TS&R: --Full 96 hour burn-in.  
d. VLED replaced on power supply: --No additional burn-in.

Byron Crane 10/17/79





T I 99 / 4 TEST SET ERROR TABLE

---

FAILURE #	ERROR MSG	ERROR PARAMETER	ALLOWED HIGH	VALUES LOW	TABLE #
0	SYSTEM VOLTAGE	GROM +5 V	1075	972	1
		I/O +5 V	1075	972	2
		VIDEO +12 V	1283	1049	3
		GROM -5 V	- 972	- 1075	4
		I/O -5 V	- 972	- 1075	5
		GROM GROUND	- 61	- 225	6
1	SYSTEM CLOCK	I/O 3.0 MHZ	30009	29991	7
		GROM CLOCK	4800	4400	8
12	CASS. MOTOR CONTROLS	CS1 ON	358	0	9
		CS1 OFF	1076	972	10
		CS2 ON	358	0	11
		CS2 OFF	1076	972	12
13	CASS. OUTPUT	OUTPUT ON	1116	372	13
15	AUDIO GATE	OFF (VIDEO)	10	0	14
		ON (VIDEO)	310	290	15
18	9919 TONE BAD	9919 REG 0 VID	115	105	16
		9919 REG 1 VID	115	105	17
		9919 REG 2 VID	115	105	18
		9919 REG 0 EAR	115	105	19
		9919 REG 1 EAR	115	105	20
		9919 REG 2 EAR	115	105	21
19	9919 TONE BAD	9919 REG 0 VID	14683	13285	22
		9919 REG 1 VID	14683	13285	23
		9919 REG 2 VID	14683	13285	24
20	TONE ATTEN.	REG 0 0 DB	1590	530	25
		REG 1 0 DB	1590	530	26
		REG 2 0 DB	1590	530	27
21	TONE ATTEN.	REG 0 - 2 DB	1044	348	28
		REG 1 - 2 DB	1044	348	29
		REG 2 - 2 DB	1044	348	30
22	TONE ATTEN.	REG 0 - 4 DB	699	233	31
		REG 1 - 4 DB	699	233	32
		REG 2 - 4 DB	699	233	33
23	TONE ATTEN.	REG 0 - 8 DB	400	119	34
		REG 1 - 8 DB	400	119	35
		REG 2 - 8 DB	400	119	36

FAILURE #	ERROR MSG	ERROR PARAMETER	ALLOWED HIGH	VALUES LOW	TABLE #
24	TONE ATTEN.	REG 0 -16 DB	181	61	37
		REG 1 -16 DB	181	61	38
		REG 2 -16 DB	181	61	39
25	TONE ATTEN.	REG 0 OFF	25	-25	40
		REG 1 OFF	25	-25	41
		REG 2 OFF	25	-25	42
26	NOISE ATTEN.	WHITE 0 DB	2443	815	43
		WHITE - 2 DB	2392	798	44
		WHITE - 4 DB	1924	642	45
		WHITE - 8 DB	1222	408	46
		WHITE -16 DB	412	138	47
		WHITE OFF	25	-25	48
		PERIOD 0 DB	2443	815	49
		PERIOD - 2 DB	2392	798	50
		PERIOD - 4 DB	1924	642	51
		PERIOD - 8 DB	1222	408	52
		PERIOD -16 DB	412	138	53
PERIOD OFF	25	-25	54		
27	EXTERNAL AUDIO	I/O PORT	1253	1133	55
		CASSETTE PORT	1253	1133	56
28	AUDIO SUMMING	1 REG ON	160	54	57
		2 REG ON	402	134	58
		3 REG ON	847	283	59
		4 REG ON	1176	392	60
		4 REG + EXT	1892	628	61
--	OUT NOISE HIGH	TESTER CALIB	410	---	---

NOTE : ON AN ERROR, THE TEST SET WILL ABORT THE REMAINING MEASUREMENTS FOR THE TEST CURRENTLY IN PROGRESS, WITH THE UNMEASURED PARAMETERS LISTED WITH A 0 VALUE.

THE TWO NUMBERS LISTED AFTER AN ERROR PRINTOUT INDICATE THE TABLE # AND THE ACTUAL PARAMETER MEASUREMENT OF THE LAST ADC OR COUNTER CYCLE. THESE MAY OR MAY NOT BE ASSOCIATED WITH THE ERROR.

(.PAULH.HCMF.PARLST)

T I 99 / 4 TEST SET #2

PARAMETER TABLE

FAILURE #	ERROR MSG	ERROR PARAMETER	ALLOWED VALUES		TABLE #
			HIGH	LOW	
0	POWER SUPPLY	I/O +5	1050	1010	1
		GROM +5 V	1050	1010	2
		I/O -5 V	-- 950	-- 1050	3
		GROM -5 V	-- 950	1050	4
		VIDEO +12/2 V	1260	1140	5
		GROM GROUND	-- 120	-- 220	6
1	IUT CLOCKS	I/O 3.0 MHZ	30300	29700	7
		GROM CLOCK	4476	4473	8
10	MOTOR CNTL 1	CS1 ON	520	0	9
		CS1 OFF	1050	950	10
	MOTOR CNTL 2	CS2 ON	520	0	11
		CS2 OFF	1050	950	12
11	CASS. OUTPUT	OUTPUT ON	1640	720	13
13	AUDIO GATE	OFF (EARPH.)	10	0	14
		ON (EARPH.)	315	295	15
14	CASS AUDIO	INPUT ON	1020	990	16
	I/O EXT AUDIO	INPUT ON	1020	990	17
18	TONE FREQ	REG 0 (EARPH)	118	102	18
		REG 1 (EARPH)	118	102	19
		REG 2 (EARPH)	118	102	20
		REG 0 (EARPH)	14683	13285	21
		REG 1 (EARPH)	14683	13285	22
		REG 2 (EARPH)	14683	13285	23
19	TONE ATTEN. (VIDEO)	REG 0 0 DB	-----	900	24
		REG 0 - 6 DB	△ = .7079	-----	25
		REG 0 -12 DB	△ = .7079	-----	26
		REG 0 -18 DB	△ = .7079	-----	27
		REG 0 -24 DB	△ = .7079	-----	28
		REG 1 0 DB	-----	900	29
		REG 1 - 6 DB	△ = .7079	-----	30
		REG 1 -12 DB	△ = .7079	-----	31
		REG 1 -18 DB	△ = .7079	-----	32
		REG 1 -24 DB	△ = .7079	-----	33
		REG 2 0 DB	-----	900	34
		REG 2 - 6 DB	△ = .7079	-----	35
		REG 2 -12 DB	△ = .7079	-----	36
		REG 2 -18 DB	△ = .7079	-----	37

20	WHITE NOISE	0 DB (VID)	-----	900	39
		- 6 DB (VID)	△ = .8912	----	40
		-12 DB (VID)	△ = .7943	----	41
		-18 DB (VID)	△ = .7943	----	42
		-24 DB (VID)	△ = .7943	----	43
	PERIOD. NOISE	0 DB (VID)	-----	900	44
		- 6 DB (VID)	△ = .8912	----	45
		-12 DB (VID)	△ = .7943	----	46
		-18 DB (VID)	△ = .7943	----	47
		-24 DB (VID)	△ = .7943	----	48
21	AUDIO SUMMING (VIDEO)	ALL ON (REF)	-----	900	49
		4 REG ON / REF =	.955	.479	50
		3 REG ON / REF =	.881	.442	51
		2 REG ON / REF =	.7462	.232	52
		1 REG ON / REF =	.216	.108	53

NOTE :

THIS LIST IS TO BE USED WHEN AN ERROR PRINTOUT IS OF THE FORM :

```

*FAILURE*
STEP # nnnn

(text message)

```

```

AA
BBBB

```

AA = POSITION IN TABLE (TABLE #)  
 BBBB = ACTUAL MEASURED VALUE

COMPARISON OF THE MEASURED VALUE WITH THE LISTED HIGH AND LOW ALLOWED VALUES WILL REVEAL WHY THE ERROR WAS PRINTED.

(U. PAULH. T994A. PARLST)

# 99/4 FAILURE ANALYSIS

-----  
FOR USE WITH TEST SET ERROR PRINTOUTS  
-----

## I PRINTOUT EXPLANATION

-----

WHEN THE 99/4 TEST SET DETECTS A UUT FAILURE, AN ERROR MESSAGE IS PRINTED DESCRIBING THE FAILURE SYMPTOM. IN ADDITION, TWO NUMBERS ARE PRINTED DESIGNATING THE LAST MEASURED PARAMETER (USING THE TEST SET'S ADC OR FREQUENCY COUNTER). THIS PRINTOUT CAN BE USED, ALONG WITH THIS DOCUMENT AND THE 'TEST SET ERROR TABLE', TO DETERMINE WHAT NEEDS TO BE REPAIRED IN THE UUT. AN EXAMPLE PRINTOUT FOLLOWS :

* FAILURE *	
STEP # AA	AA = TEST NUMBER OF FAILURE
SAMPLE MESSAGE	DESCRIPTION OF FAILED TEST
BB	BB = PARAMETER NUMBER IN ERROR TABLE
CCCC	CCCC = ACTUAL PARAMETER MEASUREMENT

THE LAST TWO ITEMS PRINTED (ERROR TABLE INFO) ARE PRINTED FOR EVERY FAILURE, REGARDLESS OF WHETHER THAT PARAMETER WAS MEASURED FOR THAT TEST OR FOR A PREVIOUS ONE. THUS, THERE WILL BE CASES WHEN THE ERROR TABLE INFO SHOULD BE DISREGARDED. ONLY FOR THOSE ERRORS APPEARING IN THE ERROR TABLE DOCUMENT WILL THE PARAMETER INFORMATION BE MEANINGFUL.

II IF AN ERROR OCCURS DURING A TEST, THE REMAINING ITEMS ON THE TEST ARE ABORTED AND THE NEXT TEST IS STARTED. KEEP THIS IN MIND WHILE INTERPRETING THE FOLLOWING ERROR DESCRIPTIONS.

UUT = UNIT UNDER TEST (99/4)  
ADC = ANALOG TO DIGITAL CONVERTER (DIGITAL VOLTMETER)

STEP#	MESSAGE	FAILURE DESCRIPTION
-----	-----	-----
0	I/O RESET	PIN 3, I/O CONN., DID NOT START LOW AND THEN GO HIGH AT MOST 750 MS. AFTER APPLYING POWER TO THE UUT.
	SYSTEM VOLTAGE	A MEASURED VOLTAGE ON ONE OF THE CONNECTORS WAS OUT OF TOLERANCE. SEE THE ERROR TABLE FOR ACCEPTABLE LIMITS. THE ACTUAL VOLTAGE MEASURED IS CALCULATED BY DIVIDING THE MEASUREMENT BY 204.8 . EXAMPLE : IF THE TWO ERROR PARAMETERS ARE 2 AND 1100, THE I/O PORT'S +5 V ACTUALLY MEASURED $1100/204.8 = 5.37$ V. ALSO, NOTE THAT AN 'OPEN' ( I.E. NO CONNECTION) WILL NOT NECESSARILY READ 0 VOLTS.

- 1 SYSTEM CLOCK THE MEASURED FREQUENCY IS NOT WITHIN SPECS. SEE THE ERROR TABLE TO FIND WHICH CLOCK WAS INCORRECT AND FOR THE CORRECT TOLERANCES. THE ACTUAL FREQUENCY IS THE MEASURED VALUE X 100.
- 2 LOAD DATA THE TEST SET TRIED TO GET THE UUT TO RUN THE TEST SOFTWARE BY PULLING PIN 13, I/O PORT, LOW. THE TEST SOFTWARE IS RUN FROM THE GROM PORT, WHILE THE RESULTS ARE SENT VIA THE I/O PORT. THUS, IF THIS TEST FAILS BUT THE 'UUT WAIT STATE' TEST PASSES, THEN THE RESULTS WERE NOT RECEIVED. PROBABLE CAUSES OF THIS ARE :  
 I/O PORT DATA BUS DRIVERS  
 I/O PORT ADDR BUS DRIVERS  
 I/O PORT BUS CONTROL DRIVERS (DBIN,WE, ETC)  
 IF THE 'UUT WAIT STATE' TEST ALSO FAILS, ANY OF THE FOLLOWING ITEMS COULD BE BAD IN ADDITION TO THE ABOVE :  
 GROM PORT DATA LINES  
 GROM PORT ADDRESS LINES  
 PIN 13, I/O PORT (LOAD)  
 TMS 9900 AND SUPPORT CHIPS (99/4 DEAD)
- 3 UUT WAIT STATE THE TEST SET LOOKS AT THE DURATION OF A MEMORY READ ON THE I/O PORT. IF THE 'LOAD DATA' TEST FAILS, THIS TEST MAY FAIL AS A RESULT. OTHERWISE, THE SUSPECT H/W INCLUDE :  
 I/O PORT ADDRESS AND BUS CONTROL LINES  
 TIMING CONTROL OF UUT (U613 AND RELATED IC)
- \*\*\*\*\*  
 FROM THIS POINT ON, EITHER OF TWO ERRORS MAY OCCUR AT ANY TIME. BOTH OF THESE ERRORS WILL CAUSE POWER TO BE TURNED OFF TO THE UUT AND ALL REMAINING TEST TO BE ABORTED. THESE ERRORS ARE :
- \*\*\* PROCESSORS OUT OF SYNC IF THIS ERROR OCCURRED ON STEP 3, IT MAY BE DUE TO THE 'LOAD DATA' TEST FAILING. IF NOT, THE PROBABLE BAD UUT H/W IS :  
 I/O PORT PIN 22 (CRUCLK)  
 I/O PORT ADDRESS BUS  
 GROM PORT PIN 8 (A15/CRUOUT)  
 IF THIS ERROR OCCURS AFTER STEP 3, THE UUT PROBABLY IS LOST OR EXECUTED TEST SOFTWARE BEFORE IT WAS TOLD TO. CAN BE DUE TO AC NOISE IN THE TEST SET OR THE UUT I/O PORT FAILED DURING TESTING.
- \*\*\* TEST TIME OUT THIS FAILURE INDICATES THE UUT TOOK TOO LONG TO ACKNOWLEDGE TO THE TEST SET AT THE END OF A TEST. PROBABLE CAUSES ARE THE UUT FAILING DURING TESTING OR AC LINE NOISE CAUSING A POWER GLITCH.
- 3 MC6810 RAM THE UUT PERFORMED TWO SELF TESTS ON THE INTERNAL MCM6810 STATIC RAMS USING A CRC ALGORITHM. AN ERROR INDICATES ONE OR BOTH OF U608 AND U609 IS BAD.

- 4 I/O ADDR BUS SIGNIFIES EITHER A SHORT OR AND OPEN ON THE ADDRESS LINES OF THE I/O PORT. ADDITIONALLY, PIN 26 OF THE I/O PORT MAY ALSO BE BAD (WE).
- GROM ADDR BUS SAME AS I/O ADDR BUS BUT ON THE GROM PORT. THE OTHER POSSIBILITY IS PIN 32, GROM PORT (WE). IF THE I/O ADDRESS BUS FAILS FIRST, THE GROM ADDRESS BUS DOES NOT GET VERIFIED.
- I/O DATA BUS A FAILURE INDICATES A SHORT OR AN OPEN ON THE DATA BUS OF THE I/O PORT. SUSPECT H/W INCLUDES :  
 UUT DATA DRIVERS ( LS244 AND LS374 )  
 UUT DATA BUS CONTROL I.C.'S.
- GROM DATA BUS SAME AS THE I/O DATA BUS ERROR BUT OCCURS ON THE GROM PORT. SINCE THE DATA LINES ARE IN PARALLEL IF THE I/O BUS PASSES, THE PROBLEM IS NOT THE BUS DRIVERS BUT IS MOST LIKELY AN 'OPEN'.
- 5 INVALID DECODE THIS TEST FAILED BECAUSE ONE OF THE DECODED ADDRESS LINES WAS ACTIVE WHEN IT SHOULDN'T HAVE BEEN. SUSPECTS ARE :  
 I/O PORT PIN 9 DBIN  
 I/O PORT PIN 32 MEMEN  
 I/O PORT PIN 2 SBE  
 I/O PORT PIN 28 MBE  
 GROM PORT PIN 25 DBIN  
 GROM PORT PIN 34 ROMG
- \*SBE\* BAD I/O PORT PIN 2 DID NOT GO ACTIVE PROPERLY
- \*MBE\* BAD I/O PORT PIN 28 DID NOT GO ACTIVE PROPERLY
- \*ROMG\* BAD GROM PORT PIN 34 DID NOT GO ACTIVE PROPERLY
- 6 I/O ADDR BUS THIS ERROR IS SIMILAR TO THE ONE IN STEP 4. IF THIS STEP FAILS BUT STEP 4 PASSED, THE PROBLEM IS MOST LIKELY PIN 22, I/O PORT. IF BOTH STEPS FAILED, THE ERROR IS WITH ONE OF THE I/O ADDRESS LINES ONLY.
- GROM ADDR BUS SIMILAR TO ABOVE EXCEPT THE SUSPECT IS NOW PIN 4, GROM PORT, IF THIS STEP FAILED ALONE.
- CRU SINGLE BIT WRITE THE UUT FAILED TO DO A 'SBO' OR 'SBZ' CORRECTLY. BAD HARDWARE MAY BE :  
 I/O PORT PIN 19 A15/CRUOUT  
 I/O PORT PIN 22 CRUCLK  
 GROM PORT PIN 8 A15/CRUOUT  
 GROM PORT PIN 4 CRUCLK  
 I/O PORT ADDRESS BUS
- CRU MULTI-BIT THE UUT FAILED A 'LDCR' INSTRUCTION. IF THIS TEST FAILED AND THE SINGLE BIT WRITE PASSED, THE I/O ADDRESS BUS IS BAD OR THE TMS 9900 IS DEFECTIVE.
- CRU READ THE UUT FAILED A 'TB' INSTRUCTION. THE H/W IN QUESTION INCLUDES :  
 I/O PORT PIN 33 CRUIN  
 GROM PORT PIN 6 CRUIN  
 I/O ADDRESS BUS

- 7 GROM DATA THE UUT CONSOLE GROMS FAILED A BYTE-BY-BYTE DATA COMPARISON WITH THE SET OF GROMS IN THE TEST SET. IF THE ERROR ADDRESS IS >0000 - >17FF, GROM 2003 IS BAD. AN ADDRESS OF >2000 - >37FF MEANS GROM 2004 FAILED, AND FROM >4000 - >57FF MEANS GROM 2005 IS BAD.
- GROM READ ADDRESS ERROR INDICATES ONE OF THE GROMS FAILED A READ ADDRESS TEST. THE ADDRESSES LISTED ABOVE INDICATE WHICH GROM IS BAD.
- 8 4732 ROM DATA ONE OF THE TMS4732 ROMS FAILED A BYTE-BY-BYTE COMPARISON WITH A GOOD SET IN THE TEST SET. IF THE ERROR ADDRESS IS EVEN, U610 IS DEFECTIVE. IF THE ERROR ADDRESS IS ODD, U611 IS DEFECTIVE.
- 9 RAM TEST ERROR THE 16K OF VDP RAM IS EXERCISED BY THE UUT WITH THE RESULTS PASSED ON TO THE TEST SET. BY COMPARING THE ACTUAL DATA WITH THE EXPECTED DATA IT CAN BE DETERMINED WHICH RAM CHIP(S) ARE BAD. THE MSB IS `D0` AND CORRESPONDS TO U109, WHILE THE LSB IS `D7` WHICH RELATES TO U102. SEE UUT SCHEMATIC FOR ALL OTHERS.
- 10 UUT HOLD THE 99/4 IS PLACED IN A HOLD STATE AND THE TEST SET VERIFIES `HOLDA` IS GENERATED. UPON FAILURE, SUSPECT H/W INCLUDES :  
I/O PORT PIN 12 READY/HOLD  
I/O PORT PIN 41 HOLDA/IAQ
- 11 JOYSTICK DATA THE JOYSTICK PORT WAS EXERCISED BY THE TEST SET AND AN ERROR WAS FOUND. THE ASSOCIATED TMS9901 OUTPUTS AND INPUTS OF THE UUT SHOULD BE CHECKED.
- 12 CASS. MOTOR EACH MOTOR CONTROL (CS1 AND CS2) IS CHECKED FOR THE ABILITY TO SINK THE REQUIRED CURRENT. THE PARAMETER MEASURED IS THE VOLTAGE DROP THRU A 50 OHM RESISTOR PULLED TO 5 V. A VALUE HIGHER THAN EXPECTED USUALLY INDICATES A BAD TRANSISTOR/OPTOISOLATOR. THE TABLE NUMBER OF THE PRINTOUT WILL INDICATE WHICH MOTOR CONTROL FAILED. AS BEFORE, THE ACTUAL VOLTAGE IS THE MEASURED VALUE DIVIDED BY 204.8 .
- 13 CASS. OUTPUT A BIT STREAM IS SENT OUT THE CASSETTE MAG OUT TERMINAL AND VERIFIED, USING THE TEST SET ADC, FOR PROPER AMPLITUDE. THESE VALUES ARE RELATIVE AND CANNOT BE CORRELATED TO AN ACTUAL VOLTAGE. A FAILURE USUALLY INDICATES A DEFECTIVE CASSETTE OUTPUT CIRCUITRY.
- 14 CASS. INPUT A BIT SREAM IS GENERATED IN THE TEST SET AND SENT TO THE MAG IN PIN OF THE CASSETTE PORT. A FAILURE HERE POINTS TO A BAD CASSETTE INPUT CIRCUIT.

- 15 AUDIO GATE A CASSETTE INPUT IS GENERATED AS ABOVE AND THE AUDIO GATE IS TURNED ON AND OFF TO VERIFY CORRECT OPERATION. A FAILURE ON THIS TEST ALONG WITH TEST 14 PROBABLY MEANS THE SIGNAL WAS NOT GETTING TO TRANSISTOR Q405. A FAILURE OF THIS TEST ALONE INDICATES Q405 OR ITS COMPANION COMPONENTS MAY BE DEFECTIVE OR THE SOUND CHIP (U511) IS BAD. THE MEASURED PARAMETER IS THE FREQUENCY OF THE INPUT SIGNAL AND SHOULD BE 300 HZ.
- 16 GROM RESET THE RESET LINE ON THE GROM PORT WAS PULLED TO -5 V AND THE UUT SHOULD HAVE RESET. AN ERROR MEANS A FAILURE IN THE CIRCUITRY ASSOCIATED WITH PIN 1 OF THE GROM CONNECTOR. ALSO, A FAILURE ON THIS TEST MAY CAUSE THE REMAINDER OF THE TESTS TO FAIL, SINCE THE UUT WOULD NOT BE RUNNING THE GPL TEST SOFTWARE. PIN 21 OF THE GROM CONNECTOR MAY ALSO CAUSE THIS ERROR.
- 17 I/O INTERRUPT THE UUT DID NOT ACKNOWLEDGE A TEST SET GENERATED INTERRUPT. SUSPECT H/W INCLUDES :  
I/O PORT PIN 4 EXT INT  
TMS 9901 U300
- 18 9919 TONE BAD THE UUT EXECUTES GPL SOFTWARE TO EXERCISE THE TMS 9919 SOUND CHIP. THIS TEST CHECKS A LOW AND HIGH FREQUENCY ON EACH TONE REGISTER, USING THE TEST SET'S FREQ. COUNTER. AN ERROR MAY BE CAUSED BY A DEFECTIVE SOUND CHIP, OR AN OPEN ON EITHER THE EARPHONE CONNECTOR OR THE VIDEO CONNECTOR. A FAILURE HERE WILL CAUSE THE REST OF THE SOUND TESTS TO BE SKIPPED.
- 19- TONE ATTEN.  
25 THE UUT RUNS THRU A SERIES OF ATTENUATION TESTS WITH THE 9919 TONE REGISTERS. THESE VALUES ARE MEASURED USING THE TEST SET ADC, BUT THE VALUES ARE RELATIVE ONLY AND CANNOT BE STATED AS AN ABSOLUTE VOLTAGE. A FAILURE ON THIS TEST ALONE MAY NOT NECESSARILY MEAN A BAD SOUND CHIP, DEPENDING ON THE DEVIATION FROM THE ALLOWED VALUES.
- 26 NOISE ATTEN. THE SAME AS THE PREVIOUS TEST BUT RUN ON THE TWO NOISE REGISTERS IN THE SOUND CHIP. USE THE SAME DISCRETION AS EXPLAINED ABOVE IN FAILING A UNIT BASED ON A FAILURE HERE ONLY.
- 27 EXTERNAL AUDIO THE TEST SET GENERATES A 1200 HZ TONE AND APPLIES IT TO THE TWO AUDIO INPUTS. A FAILURE HERE, ALONG WITH A FAILURE OF THE AUDIO GATE, USUALLY INDICATES A BAD TMS9919 (U511). IF THE CASSETTE PORT INPUT FAILS BUT THE I/O PORT INPUT PASSES, THEN THE ERROR IS IN THE CASS. AUDIO CIRCUITRY. THE TWO INPUTS ARE :  
I/O PORT PIN 4 SOUND IN  
CASS. PORT PIN 4 CASS. AUDIO IN  
THE OUTPUT IS VERIFIED BY THE TEST SET'S FREQ COUNTER LOOKING AT THE EARPHONE CONNECTOR.

28 AUDIO SUMMING

THE UUT TURNS ON SUCCESSIVE TONE REGISTERS AND THE TEST SET VERIFIES THE SOUND AMPLITUDE OUT OF THE SOUND CHIP USING THE ADC. THE VALUES MEASURED ARE RELATIVE VOLTAGES ONLY AND ARE NOT TO BE RELATED TO AN ABSOLUTE LEVEL. A FAILURE HERE MEANS THE SOUND CHIP (U511) IS FAULTY OR THE EARPHONE CONNECTION IS NOT FUNCTIONING.

\*\*\* OTHER ERRORS

THERE ARE THREE ADDITIONAL ERRORS THAT MAY OCCUR DURING THE TESTING CYCLE. ONLY ONE, THE 'ABORT', MAY INDICATE A UUT FAILURE. THESE THREE ARE :

\* ABORT \*

THIS MEANS THE OPERATOR ABORTED TESTING WHILE THE TEST CYCLE WAS STILL IN PROGRESS. THERE SHOULD BE A NOTE FROM THE OPERATOR EXPLAINING THE REASON FOR THIS ACTION.

TESTER GROMS

WHEN THIS MESSAGE APPEARS, DURING THE GROM BYTE-BY-BYTE COMPARISON TEST (STEP #7) THE INTERNAL REFERENCE GROMS IN THE TEST SET FAILED TO PERFORM CORRECTLY. R & M SHOULD BE NOTIFIED WHEN THIS ERROR OCCURS.

UUT NOISE HIGH

EVERY TIME THE TEST SET PERFORMS A LEVEL CHECK ON THE EARPHONE OR THE CASSETTE MAG OUT PORT, AN ADDITION CHECK IS MADE ON THE NOISE LEVEL AT THESE CONNECTORS. THIS MESSAGE INDICATES THE MEASURED VALUE IS OUT OF TOLERANCE, WHICH MAY MEAN THE TEST SET NEEDS TO BE RECALIBRATED. REPORT THE OCCURANCE TO R & M.






TEXAS INSTRUMENTS HOME COMPUTER  
TROUBLE SHOOTING GUIDE

This guide will take you by the problem not necessarily to the problem. You still need your basic troubleshooting skills. This guide is aimed at the new technician but still can be referenced when in doubt. Any questioned concerning this guide or Home Computer problems contact:


Curt Larsen ext 2449

Paul Greenwood ext 2771




All boxes going to the right mean no, all boxes going down mean yes. Small circles are reference points which you may be sent back to.

Page 1	Start
Page 2	VDP Check
Page 3	System Ready
Page 9	Grom Check
Page 10	Front Panel Incorrect and Keyboard
Page 11	Cassette
Page 12	Joysticks
Page 13	Multiplex
Page 15	Memory Selection Logic
Page 17	INTREQ



CC

CC





From Page 1

Page 3

AA

Check P62 9900 For Correct Ready Signal

Check Reset P6 9900 for High Level

Check P5 U601 for High Level


Check R605, R606, C606

Page 8

Check for Signal P5 U601, P6 9900

Probability U601

AA



Page 4 -

Pull Groms, Sound Chip Check Ready Good?

Check P12 U607 for High Level

Check P3 U506 for High Level

JJ

Page 5

Check Etch P3 U506, P12 U607

Replace Groms One at a Time Check Ready Each Good?

First Grom Good

Goto Grom Check Page 9

Possibility Bad Groms, Sockets, Etchs

Replace Sound Chip and Check Ready Good?

Check for Supply P8, p16 9919

Find Broken Etch or Buss Bar

Goto AA


Check for Clock P14

Check P38 VDP for Clock


Goto VDP Check Page 2

Possibility Sound Chip or Broken etch

Check Coax Between VDP and Sound Chip



JJ



Check P9 U607 for High Level

Check P10, 13, 14 for +5

Find Broken Etch

Check P11 U607 for Clock

Check P15 U601 for Clock

Goto CC Page 1

Probability U607

Find Broken Etch Between P15 U601 and P11 U607

Check P9 U613 for High Level

Check for Broken Etch Between P9 U607 and P9 U613

Check P10 U613 for Active Signal

Check P11 U605 for Signal

Check P12 U605 for Signal

Check P3 U605 for Signal

Check P2 U605 for Signal

Check P63 9900 for Signal

Find Broken Etch

Check P13 U605 for No High Level

Find Broken Etch

Goto DD

Find Broken Etch


Page 6

Check P14 U605 for +5

Find Broken Etch

Possibility U605


Possibility if All Voltages, Clocks, Reset, Load, Intreq are Present or Ac-counted for, Bad 9900



DD

14V

1.5



Check P13,14,15 U613 for Signal

Check P11 U613 for Clock

Check P14 U601 for Clock

Goto CC Page 1

Check Etch P14 U601 to P11 U613

Check P16 U613 for +5 P3,4,5,8 for GND

Find Broken Etch to Supply Voltage

Probability U613, check U602, U604

Check P62 for Ready 9900

Goto AA Page 3

Check P4 U602 for Ready

Check P3 U602 for Ready

Check P11 U603

Check Etch P11 U603 and P3 U606

Check P14 U602 for +5 P7 for GND

Check Etch

Probability U602

Check P3 U603

Goto Page 7

Check P12 U603

Check Etch P12 to P3 U603



Check P13 U603 for High Level


Check Etch P13 U603 to P7 U607

Check P14 U603 for +5 and P7 for GND

Find Broken Etch

Probability U603





Pull All Groms  
Except 2003

Check P9 U500  
for +5, P14  
-5, P16 -.6

Check Etchs  
to Supply and  
Find Problem

Check CPU  
Clock P13  
U500

Check P4 U101

Check P3 U101

Check P37  
U100

Goto VDP  
Check Page 2

Check Etch  
P13 U500

Check P7,14  
U101 for  
Voltage and  
Find Problem

Check Etch

Probability  
U101

Check Grom  
Select P10  
U500

Check P12  
U508

Check P13  
U500

Check P11  
U506

Goto Memory  
Selection  
Logic Page 15

Check Etch to  
P10 U500


Probability  
U508

Check Etch




Check Grom  
Ready P15  
U500

Check P1-8  
U500 for Data  
P11 for A14

Grom Proba-  
bility Good  
Replace 1 at  
a Time




MM



MM

Goto MM



Will Not Write Cassette

Check P5 of Cassette Jack for Correct Signal

Check P28 of 9901 for Correct Signal

Insure H.C. is in Record Mode

Possibility Cassette is Not Reading

Check Write Circuit R400, R401, R402, C400, C408, C412

Will Not Read Cassette

Check If Read Signal is Present at R406

Check Cassette Cable, Check R404, R406, R409, C402 for Shorts

Check If Read Signal is Present P7 U400

Check R408, R410, C409, C411 for Shorts, Check P8 U400 for +5 P4 for -5

Check if Read is Present on P30 U300

Check CR402, R411, C412, R413, C413, C414 for Shorts

Check Amount of Jitter During Read Signal

Cassette Remote Control High Level

Check P23, 19 U300 for High Level

Probability 9901

Check +5 on Collector Q402, Q404

Check for Broken Etch

Check for About 4 Volts On Emitter of Q402, Q404

If Emitter Has Low Voltage Replace Transistor

Check for Low Resistance Emitter to Collector Q401, 3

Check Open Coupler and Transistor

Check C403 - C406 for Shorts

Check P5,6  
U302 for Neg.  
Pulse

Insure Unit  
is Set Up for  
Joystick Pro-  
gram

Check P1,3,  
13,15 U302  
for Positive  
Pulses

Check P21,22,  
26 U300 for  
Signal

Check P40,1 U300  
for +5, P16 for Gnd  
P10 for Clock,  
Check all Necces-  
sary Pins to Insure  
Chip is Functional  
Address Lines,  
CPU Lines  
Possibility 9901,  
4732's for Software

Check P2,8,  
14 U302 for  
Gnd P16 for  
+5 Poss. U302

Check for  
Broken Etchs




Move Joystick  
Position Check  
Input Pins on  
9901 P6,7,8,9


Check Signal  
at Joystick  
Port Input &  
Output

Check Etchs  
to Port Both  
Input & Out-  
put

Input but No  
Output Bad  
Joysticks



Insure Capacitors C307-  
C310 and C317-C321 for  
Correct Value, Timing  
Critical, Other Possibil-  
ities, 4732's 9901, 74LS156





RR

SS



Remove All  
Groms and Sound  
Chip for Follow-  
ing Chips

Check P1,2,3  
U504 for P1,2  
Low P3 Active

Check P22,23,  
24 9900 for  
Signal

Check Etchs

Check Memen  
P4 U504

Check P3 U605

Check P2 U605

Check P63  
U600

Possibility  
9900

Check Etchs

Possibility  
U605

Check Etchs

Check U504  
Outputs P11,  
15 Active P7-  
15

Check P6,16  
U504 for +5  
Pins 5,8 for  
GND

Check Etchs  
to Power  
Supply

Possibility  
9900 Sending  
Bad Address  
or U504 Bad

Check for  
9900 Signals  
INTREQ CRUIN  
Address Lines

Goto Page 17

Check P1,2,3,  
5 U505 for  
Address Lines

Check P19,20,  
21 9900 for  
Signals

Check Etchs

Check P4 U505  
for Active  
Signals

Check Etch to  
P11 U504

Check P6 U505  
for Active  
Signal

Check P6 U506  
for Signal

Check P4 U506  
for DBIN

Goto DBIN  
Check Page 14

Check Etch

Check P5 U506

Check Etch to  
P1 U505

Possibility  
U506

Check P2 U505  
for 2 Negat-  
ive Pulses  
Check P9 for  
1 Negative  
Pulse

Check 6810's using TI BUG  
if Possible, Change 4732's  
One at a Time, Check for  
Shorted Address Lines.  
Go Back to Page 15

Check P14  
U505 for  
Signal

Probability  
U505

Memory Selec-  
tion Good

Check P32  
9900 for  
Intreq

Check P11  
U300 for  
Intreq

Check P40  
U300 for +5

Find Broken  
Etch

Check Etch  
Between P11  
U300 and P32  
9900

Check P3  
U300 for Ø3  
Clock

Check P7 U60I  
for Clock

Goto CC  
Page 1

Check Etch  
P7 U601 and  
P3 U300

Check P17  
U300 for  
Intreq

Check for  
Pull-up R300




Check P18  
U300 for  
Intreq

Check P16  
U100 for  
Intreq


Goto VDP  
Check Page 2

Check Etch

TEST PROCEDURE BEGINS FROM COLD START



12 VOLT 4 PHASE CLOCKS




AT THIS TIME SYSTEM SUPPLIES AND CLOCKS SHOULD BE GOOD; 90% OF SYSTEM PROBLEMS HAVE BEEN ELIMINATED - NEXT TEST SYSTEM LOGIC

→ G((G))

6

TEST TMS 9918 (VDP) PIN 36  
COMPOSITE VIDEO.  
SET SCOPE AT 50mV/div AND  
20µS/div TIME BASE

VDP PIN 36 SHOULD APPEAR  
AS IN DIAGRAM ON RIGHT. THIS  
WAS TAKEN ON A WORKING  
SYSTEM WITH FRONT PANEL UP.



NOTE:  
WE ARE TESTING  
HERE FOR SYNC  
AND BURST ONLY  
DON'T WORRY IF  
DATA SECTION  
IS NOT IDENTICAL  
TO THAT SHOWN.

VIDEO  
PRESENT?

VDP  
TESTS

NO

YES

NEXT WE WANT TO SEE IF  
MICRO PROCESSOR (9900) IS SENDING  
DATA TO VDP - TO TRY AND ANSWER  
QUESTION, "IS PROBLEM ASSOCIATED  
WITH VIDEO CHIP, CIRCUIT OR  
THE SYSTEM LOGIC?" THIS IS LIKE  
TESTING IF A CALCULATOR HAS A PROBLEM  
WITH THE CALCULATOR CHIP OR THE  
DISPLAY DRIVER CHIP.

TEST 9918 PIN 14 (CHIP SELECT WRITE).  
THIS IS AN ACTIVE LOW SIGNAL. ITS  
PRESENCE AFTER DOING A SYSTEM  
POWER UP FOR AT LEAST A SECOND  
INDICATES 9900 IS TRYING TO  
COMMUNICATE TO VDP CHIP

THERE MAY STILL BE PROBLEMS  
WITH THE VIDEO CIRCUITRY  
BUT AT LEAST WE KNOW  
DATA (VIA CS) IS NOT BEING  
SENT TO VDP. (INITIALLY)

CSW's  
TO  
PIN 14  
:

NO

YES

CPU  
TESTS

THERE MAY STILL BE A MAJOR PROBLEM WITH THE  
CPU LOGIC (9900) - BUT WE WANT TO CON-  
TINUE TO TEST 9918 - OUR PROBLEM MAY  
VERY WELL BE IN THE VIDEO BUFFER, RF  
MODULATOR, VDP (9918) CHIP OR 4027 RAM

I

I

LOOK FOR "DATA" ON VIDEO SIGNAL BY PLACING SCOPE PROBE ON 9914 PIN 36 AND SETTING AS DESCRIBED UNDER "G" IN YOUR FLOW CHART. PRESS ANY KEY AND OBSERVE WHETHER PART OF SIGNAL LABELED "VIDEO DATA" CHANGES - IF SO PROBLEM IS PROBABLY IN THE BUFFER CIRCUIT AND MAY ONLY BE AN ADJUSTMENT PROBLEM

DOES VIDEO RESPOND TO KEY?

YES

GO TO VIDEO BUFFER AND RF MODULATOR TEST

K

NO

POSSIBLE PROBLEMS:  
1. ETCH SHORT IN RAM CIRCUIT  
2. BAD RAM  
3. BAD VDP  
DON'T BE TOO QUICK TO REMOVE (SHOTGUN) PARTS; THESE THINGS ARE EXPENSIVE !!!

QUICK CHECK !!

LOOK AT PIN 14 ON ALL 4027'S. A SQUARE WAVE SIGNAL SHOULD BE PRESENT - THIS IS DATA TO RAM

PICTURE  $\overline{RAS} + \overline{CAS}$

IF  $\overline{RAS}$  AND  $\overline{CAS}$  ARE NOT PRESENT ON PINS 1 AND 2 OF 9918 THERE IS A REAL PROBLEM. CHECK PIN 33 OF 9918 FOR TS, ALSO CHECK GROUND (0 VOLTS). IF PROBLEM STILL EXISTS REPLACE 9918. IF PROBLEM GOES AWAY. RETURN TO "A" AND REPEAT TESTS AS REQUIRED. ALSO RE-CHECK PINS 37 AND 38 AS DESCRIBED UNDER VDP CLOCK TESTS AT "M". IF PROBLEM STILL NOT FOUND CHECK TEST EQUIPMENT !!

DATA TO RAM?

NO

YES

LOOK AT PIN 1 AND 2 ON 9918 TO SEE IF  $\overline{RAS}$  (ROW ADDRESS STROBE) AND  $\overline{CAS}$  (COLUMN ADDRESS STROBE) ARE PRESENT.

$\overline{RAS}$  AND  $\overline{CAS}$


NO

YES

L

L

LOOK AT PINS 8, 9, 1, 16 ON  
4027'S FOR +12, +5, -5 AND  
GROUND, RESPECTIVELY




CHECK  
GROUNDS  
AS REQ.

IF RAM PROBLEMS IDENTIFIED AND REPAIRED  
RETURN TO "A" - IF NO RAM SUPPLY  
PROBLEMS WERE FOUND GO TO "J"  
IN FLOW CHART.






# RAM TRAP SCHEMATIC



- D1-D6 - RED LED
- R1 - 560Ω
- R2 - 100kΩ
- R3-R8 - 100Ω
- R9, R10 - 2.2k
- C1, C2 - 0.1μF

# MAINFRAME RAM-TRAP

## COMPONENT LAYOUT :









## PARTS LIST :

C-1, C-2	0.1 uF CAPACITORS	R-1	560 $\Omega$	} ALL RESISTORS ARE 1/4 WATT 5%
IC-1	74LS138N	R-2	100k $\Omega$	
IC-2	74LS21N	R-3 $\rightarrow$ R-8	100 $\Omega$	
IC-3	74LS74AN	R-9, R-10	2.2 k $\Omega$	
IC-4	74LS174N	S-1	SPST PUSHBUTTON SWITCH (MOMENTARY N.O.)	
IC-5	TMS 4036-2NL	S-2, S-3	SPST TOGGLE SWITCHES	
IC-6	2532 (EPROM)			

By: W. W. W.

3-4-80



## RAM TRAP OPERATING INSTRUCTIONS

TEST FUNCTION	SWITCH POSITION	INDICATORS	COMMENTS																																				
<p>4116's U102 → U109</p>			<p style="text-align: center;">BAD CHIP</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: left;">LEDs</th> <th>U-102</th> <th>U-103</th> <th>U-104</th> <th>U-105</th> <th>U-106</th> <th>U-107</th> <th>U-108</th> <th>U-109</th> </tr> </thead> <tbody> <tr> <td>6</td> <td style="text-align: center;">●</td> <td></td> <td></td> <td style="text-align: center;">●</td> <td></td> <td style="text-align: center;">●</td> <td style="text-align: center;">●</td> <td></td> </tr> <tr> <td>5</td> <td style="text-align: center;">●</td> <td></td> <td style="text-align: center;">●</td> <td style="text-align: center;">●</td> <td style="text-align: center;">●</td> <td></td> <td></td> <td></td> </tr> <tr> <td>4</td> <td style="text-align: center;">●</td> <td style="text-align: center;">●</td> <td style="text-align: center;">●</td> <td></td> <td></td> <td></td> <td style="text-align: center;">●</td> <td></td> </tr> </tbody> </table>	LEDs	U-102	U-103	U-104	U-105	U-106	U-107	U-108	U-109	6	●			●		●	●		5	●		●	●	●				4	●	●	●				●	
LEDs	U-102	U-103	U-104	U-105	U-106	U-107	U-108	U-109																															
6	●			●		●	●																																
5	●		●	●	●																																		
4	●	●	●				●																																
<p>6810's U608, U609</p>			<p>2<sup>ND</sup> &amp; 3<sup>RD</sup> INDICATORS SHOULD ALTERNATE SLOWLY.</p> <p>5<sup>TH</sup> INDICATOR SHOWS MSB ERROR 6<sup>TH</sup> INDICATOR SHOWS LSB ERROR</p>																																				
<p>2003 2004 2005</p>			<p style="text-align: center;">BAD CHIP</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: left;">LED</th> <th>2003</th> <th>2004</th> <th>2005</th> </tr> </thead> <tbody> <tr> <td>6</td> <td style="text-align: center;">●</td> <td></td> <td style="text-align: center;">●</td> </tr> <tr> <td>5</td> <td style="text-align: center;">●</td> <td></td> <td></td> </tr> <tr> <td>4</td> <td></td> <td style="text-align: center;">●</td> <td style="text-align: center;">●</td> </tr> </tbody> </table>	LED	2003	2004	2005	6	●		●	5	●			4		●	●																				
LED	2003	2004	2005																																				
6	●		●																																				
5	●																																						
4		●	●																																				

BEFORE EACH TEST MAKE SURE THE UNIT UNDER TEST IS SWITCHED "OFF"


### START UP PROCEDURE:

1. TURN UNIT TO BE TESTED "OFF"
2. INSERT RAM TRAP
3. SELECT TEST MODE ON RAM TRAP
4. TURN "ON" UNIT TO BE TESTED
5. PRESS LOAD SWITCH



PROJECT	PROGRAM	DATE	DESIGNED BY
AC Data	B-15-72		
REV			
DATE			
BY			
CHECKED			
APPROVED			
TESTED			
REVISIONS			
NO.	DESCRIPTION	DATE	BY
1	INITIAL DESIGN		
2	REVISED		
3	REVISED		
4	REVISED		
5	REVISED		
6	REVISED		
7	REVISED		
8	REVISED		
9	REVISED		
10	REVISED		
11	REVISED		
12	REVISED		
13	REVISED		
14	REVISED		
15	REVISED		
16	REVISED		
17	REVISED		
18	REVISED		
19	REVISED		
20	REVISED		
21	REVISED		
22	REVISED		
23	REVISED		
24	REVISED		
25	REVISED		
26	REVISED		
27	REVISED		
28	REVISED		
29	REVISED		
30	REVISED		
31	REVISED		
32	REVISED		
33	REVISED		
34	REVISED		
35	REVISED		
36	REVISED		
37	REVISED		
38	REVISED		
39	REVISED		
40	REVISED		
41	REVISED		
42	REVISED		
43	REVISED		
44	REVISED		
45	REVISED		
46	REVISED		
47	REVISED		
48	REVISED		
49	REVISED		
50	REVISED		
51	REVISED		
52	REVISED		
53	REVISED		
54	REVISED		
55	REVISED		
56	REVISED		
57	REVISED		
58	REVISED		
59	REVISED		
60	REVISED		
61	REVISED		
62	REVISED		
63	REVISED		
64	REVISED		
65	REVISED		
66	REVISED		
67	REVISED		
68	REVISED		
69	REVISED		
70	REVISED		
71	REVISED		
72	REVISED		
73	REVISED		
74	REVISED		
75	REVISED		
76	REVISED		
77	REVISED		
78	REVISED		
79	REVISED		
80	REVISED		
81	REVISED		
82	REVISED		
83	REVISED		
84	REVISED		
85	REVISED		
86	REVISED		
87	REVISED		
88	REVISED		
89	REVISED		
90	REVISED		
91	REVISED		
92	REVISED		
93	REVISED		
94	REVISED		
95	REVISED		
96	REVISED		
97	REVISED		
98	REVISED		
99	REVISED		
100	REVISED		


TEXAS INSTRUMENTS  
 EGAOM SIMULATOR  
 SINGLE, R.S. 11 UNIT.  
 01795




ECD AMPLIFIER BOARD  
SCHEMATIC







1	U1	74180	MUX
2	U2	74181	ALU
3	U3	74182	PRIORITY ENCODER
4	U4	74180	MUX
5	U5	74181	ALU
6	U6	74182	PRIORITY ENCODER
7	U7	74180	MUX
8	U8	74181	ALU
9	U9	74182	PRIORITY ENCODER
10	U10	74180	MUX
11	U11	74181	ALU
12	U12	74182	PRIORITY ENCODER
13	U13	74180	MUX
14	U14	74181	ALU
15	U15	74182	PRIORITY ENCODER
16	U16	74180	MUX
17	U17	74181	ALU
18	U18	74182	PRIORITY ENCODER
19	U19	74180	MUX
20	U20	74181	ALU
21	U21	74182	PRIORITY ENCODER
22	U22	74180	MUX
23	U23	74181	ALU
24	U24	74182	PRIORITY ENCODER
25	U25	74180	MUX
26	U26	74181	ALU
27	U27	74182	PRIORITY ENCODER
28	U28	74180	MUX
29	U29	74181	ALU
30	U30	74182	PRIORITY ENCODER
31	U31	74180	MUX
32	U32	74181	ALU
33	U33	74182	PRIORITY ENCODER
34	U34	74180	MUX
35	U35	74181	ALU
36	U36	74182	PRIORITY ENCODER
37	U37	74180	MUX
38	U38	74181	ALU
39	U39	74182	PRIORITY ENCODER
40	U40	74180	MUX
41	U41	74181	ALU
42	U42	74182	PRIORITY ENCODER
43	U43	74180	MUX
44	U44	74181	ALU
45	U45	74182	PRIORITY ENCODER
46	U46	74180	MUX
47	U47	74181	ALU
48	U48	74182	PRIORITY ENCODER
49	U49	74180	MUX
50	U50	74181	ALU
51	U51	74182	PRIORITY ENCODER
52	U52	74180	MUX
53	U53	74181	ALU
54	U54	74182	PRIORITY ENCODER
55	U55	74180	MUX
56	U56	74181	ALU
57	U57	74182	PRIORITY ENCODER
58	U58	74180	MUX
59	U59	74181	ALU
60	U60	74182	PRIORITY ENCODER
61	U61	74180	MUX
62	U62	74181	ALU
63	U63	74182	PRIORITY ENCODER
64	U64	74180	MUX
65	U65	74181	ALU
66	U66	74182	PRIORITY ENCODER
67	U67	74180	MUX
68	U68	74181	ALU
69	U69	74182	PRIORITY ENCODER
70	U70	74180	MUX
71	U71	74181	ALU
72	U72	74182	PRIORITY ENCODER
73	U73	74180	MUX
74	U74	74181	ALU
75	U75	74182	PRIORITY ENCODER
76	U76	74180	MUX
77	U77	74181	ALU
78	U78	74182	PRIORITY ENCODER
79	U79	74180	MUX
80	U80	74181	ALU
81	U81	74182	PRIORITY ENCODER
82	U82	74180	MUX
83	U83	74181	ALU
84	U84	74182	PRIORITY ENCODER
85	U85	74180	MUX
86	U86	74181	ALU
87	U87	74182	PRIORITY ENCODER
88	U88	74180	MUX
89	U89	74181	ALU
90	U90	74182	PRIORITY ENCODER
91	U91	74180	MUX
92	U92	74181	ALU
93	U93	74182	PRIORITY ENCODER
94	U94	74180	MUX
95	U95	74181	ALU
96	U96	74182	PRIORITY ENCODER
97	U97	74180	MUX
98	U98	74181	ALU
99	U99	74182	PRIORITY ENCODER
100	U100	74180	MUX



PRELIMINARY  
FOR INFORMATION ONLY  
DATE 1/16/70

DATE 1/15/73  
D96214  
REV. 1  
11/15/73

D

C

B

A

D

C

B

A

1 2 3 4 5 6 7

SH2 U507-4 C400P

SH2 U506-6 C400P  
SH5 6A4/4225  
SH2 U600-3H C400P  
SH2 U600-40 C400P  
SH2 U500-30 C400P

SH2 U600-4H C400P  
SH2 U600-13 C400P  
SH2 U600-12 C400P  
SH2 U600-11 C400P  
SH2 U600-10 C400P

SH5 IOPAK14 6E10P  
SH1 U500-74 C400P  
SH2 U600-15 C400P  
SH2 U600-17 C400P

SH2 U507-4 C400P  
-5V  
VCC  
V55







