

LH28F320S5-L/S5H-L

32 M-bit (4 MB x 8/2 MB x 16) Smart 5 Flash Memories (Fast Programming)

DESCRIPTION

The LH28F320S5-L/S5H-L flash memories with Smart 5 technology are high-density, low-cost, nonvolatile, read/write storage solution for a wide range of applications, having high programming performance is achieved through highly-optimized page buffer operations. Their symmetrically-blocked architecture, flexible voltage and enhanced cycling capability provide for highly flexible component suitable for resident flash arrays, SIMMs and memory cards. Their enhanced suspend capabilities provide for an ideal solution for code + data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the LH28F320S5-L/S5H-L offer three levels of protection : absolute protection with VPP at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs. The LH28F320S5-L/S5H-L are conformed to the flash Scalable Command Set (SCS) and the Common Flash Interface (CFI) specification which enable universal and upgradable interface, enable the highest system/device data transfer rates and minimize device and system-level implementation costs.

FEATURES

- Smart 5 technology
 - 5 V Vcc
 - 5 V Vpp
- High speed write performance
 - Two 32 byte page buffers
 - 2 µs/byte write transfer rate
- Common Flash Interface (CFI)
 - Universal & upgradable interface
- Scalable Command Set (SCS)
- High performance read access time
 - LH28F320S5-L90/S5H-L90
 - 90 ns (5.0±0.25 V)/100 ns (5.0±0.5 V)
 - LH28F320S5-L12/S5H-L12
 - 120 ns (5.0±0.5 V)
- Enhanced automated suspend options
 - Write suspend to read
 - Block erase suspend to write
 - Block erase suspend to read
- Enhanced data protection features
 - Absolute protection with VPP = GND
 - Flexible block locking
 - Erase/write lockout during power transitions
- SRAM-compatible write interface
- User-configurable x8 or x16 operation
- High-density symmetrically-blocked architecture
 - Sixty-four 64 k-byte erasable blocks
- Enhanced cycling capability
 - 100 000 block erase cycles
 - 6.4 million block erase cycles/chip
- Low power management
 - Deep power-down mode
 - Automatic power saving mode decreases Icc in static mode
- Automated write and erase
 - Command user interface
 - Status register
- ETOX™* V nonvolatile flash technology
- Packages
 - 56-pin SSOP (SSOP056-P-0600)
 - 80-ball CSP (FBGA080/064-P-0818)

* ETOX is a trademark of Intel Corporation.


COMPARISON TABLE

VERSIONS	OPERATING TEMPERATURE	DC CHARACTERISTICS V _{CC} deep power-down current (MAX.)
LH28F320S5-L	0 to +70°C	20 µA
LH28F320S5H-L	-40 to +85°C	25 µA

PIN CONNECTIONS


56-PIN SSOP

TOP VIEW




(SSOP056-P-0600)

80-BALL CSP



(FBGA080/064-P-0818)

BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	TYPE	NAME AND FUNCTION
A0-A21	INPUT	ADDRESS INPUTS : Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle. A0 : Byte Select Address. Not used in x16 mode (can be floated). A1-A4 : Column Address. Selects 1 of 16-bit lines. A5-A15 : Row Address. Selects 1 of 2 048-word lines. A16-A21 : Block Address.
DQ0-DQ15	INPUT/ OUTPUT	DATA INPUT/OUTPUTS : DQ0-DQ7 : Inputs data and commands during CUI write cycles; outputs data during memory array, status register, query, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle. DQ8-DQ15 : Inputs data during CUI write cycles in x16 mode; outputs data during memory array read cycles in x16 mode; not used for status register, query and identifier code read mode. Data pins float to high-impedance when the chip is deselected, outputs are disabled, or in x8 mode (BYTE# = V _{IL}). Data is internally latched during a write cycle.
CE0#, CE1#	INPUT	CHIP ENABLE : Activates the device's control logic, input buffers decoders, and sense amplifiers. Either CE0# or CE1# V _{IH} deselects the device and reduces power consumption to standby levels. Both CE0# and CE1# must be V _{IL} to select the devices.
RP#	INPUT	RESET/DEEP POWER-DOWN : Puts the device in deep power-down mode and resets internal automation. RP# V _{IH} enables normal operation. When driven V _{IL} , RP# inhibits write operations which provide data protection during power transitions. Exit from deep power-down sets the device to read array mode.
OE#	INPUT	OUTPUT ENABLE : Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE : Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
STS	OPEN DRAIN OUTPUT	STS (RY/BY#) : Indicates the status of the internal WSM. When configured in level mode (default mode), it acts as a RY/BY# pin. When low, the WSM is performing an internal operation (block erase, full chip erase, (multi) word/byte write or block lock-bit configuration). STS High Z indicates that the WSM is ready for new commands, block erase is suspended, and (multi) word/byte write is inactive, (multi) word/byte write is suspended or the device is in deep power-down mode. For alternate configurations of the STATUS pin, see the Configuration command (Table 3 and Section 4.14).
WP#	INPUT	WRITE PROTECT : Master control for block locking. When V _{IL} , locked blocks can not be erased and programmed, and block lock-bits can not be set and reset.
BYTE#	INPUT	BYTE ENABLE : BYTE# V _{IL} places device in x8 mode. All data are then input or output on DQ0-7, and DQ8-15 float. BYTE# V _{IH} places the device in x16 mode, and turns off the A0 input buffer.
V _{PP}	SUPPLY	BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE, BLOCK LOCK-BIT CONFIGURATION POWER SUPPLY : For erasing array blocks, writing bytes or configuring block lock-bits. With V _{PP} ≤ V _{PPLK} , memory contents cannot be altered. Block erase, full chip erase, (multi) word/byte write and block lock-bit configuration with an invalid V _{PP} (see Section 6.2.3 "DC CHARACTERISTICS") produce spurious results and should not be attempted.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY : Internal detection configures the device for 5 V operation. Do not float any power pins. With V _{CC} ≤ V _{LKO} , all write attempts to the flash memory are inhibited. Device operations at invalid V _{CC} voltage (see Section 6.2.3 "DC CHARACTERISTICS") produce spurious results and should not be attempted.
GND	SUPPLY	GROUND : Do not float any ground pins.
NC		NO CONNECT : Lead is not internal connected; recommend to be floated.

1 INTRODUCTION

This datasheet contains LH28F320S5-L/S5H-L specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications. The LH28F320S5-L/S5H-L flash memories documentation also includes ordering information which is referenced in Section 7.

1.1 Product Overview

The LH28F320S5-L/S5H-L are high-performance 32 M-bit Smart 5 flash memories organized as 4 MB x 8/2 MB x 16. The 4 MB of data is arranged in sixty-four 64 k-byte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in **Fig. 1**.

Smart 5 technology provides a choice of VCC and VPP combination, as shown in **Table 1**, to meet system performance and power expectations. VPP at 5 V eliminates the need for a separate 12 V converter, while VPP = 5 V maximizes erase and write performance. In addition to flexible erase and program voltages, the dedicated VPP pin gives complete data protection when $VPP \leq VPPLK$.

Table 1 VCC and VPP Voltage Combination Offered by Smart 5 Technology

VCC Voltage	VPP Voltage
5 V	5 V

Internal VCC and VPP detection circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, full chip erase, (multi)

word/byte write and block lock-bit configuration operations.

A block erase operation erases one of the device's 64 k-byte blocks typically within 0.34 second (5 V VCC, 5 V VPP) independent of other blocks. Each block can be independently erased 100 000 times (6.4 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read data from, or write data to any other block.

A word/byte write is performed in byte increments typically within 9.24 μ s (5 V VCC, 5 V VPP). A multi word/byte write has high speed write performance of 2 μ s/byte (5 V VCC, 5 V VPP). (Multi) word/byte write suspend mode enables the system to read data from, or write data to any other flash memory array location.

Individual block locking uses a combination of bits and WP#, sixty-four block lock-bits, to lock and unlock blocks. Block lock-bits gate block erase, full chip erase and (multi) word/byte write operations. Block lock-bit configuration operations (Set Block Lock-Bit and Clear Block Lock-Bits commands) set and cleared block lock-bits.

The status register indicates when the WSM's block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is finished.

The STS output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using STS minimizes both CPU overhead and system power consumption. STS pin can be configured to different states using the Configuration command. The STS pin defaults to RY/BY# operation. When low, STS indicates that the WSM is performing a

block erase, full chip erase, (multi) word/byte write or block lock-bit configuration. STS High Z indicates that the WSM is ready for a new command, block erase is suspended and (multi) word/byte write are inactive, (multi) word/byte write are suspended, or the device is in deep power-down mode. The other 3 alternate configurations are all pulse mode for use as a system interrupt.

The access time is 90 ns (t_{AVQV}) at the V_{CC} supply voltage range of 4.75 to 5.25 V over the temperature range, 0 to +70°C (LH28F320S5-L)/ -40 to +85°C (LH28F320S5H-L). At 4.5 to 5.5 V V_{CC} , the access time is 100 ns or 120 ns.

The Automatic Power Saving (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical I_{CCR} current is 1 mA at 5 V V_{CC} .

When either $CE_0\#$ or $CE_1\#$, and $RP\#$ pins are at V_{CC} , the I_{CC} CMOS standby mode is enabled. When the $RP\#$ pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t_{PHQV}) is required from $RP\#$ switching high until outputs are valid. Likewise, the device has a wake time (t_{PHEL}) from $RP\#$ -high until writes to the CUI are recognized. With $RP\#$ at GND, the WSM is reset and the status register is cleared.

1FFFFF	64 k-Byte Block	31	3FFFFF	64 k-Byte Block	63
1F0000			3F0000		
1EFFFF	64 k-Byte Block	30	3EFFFF	64 k-Byte Block	62
1E0000			3E0000		
1DFFFF	64 k-Byte Block	29	3DFFFF	64 k-Byte Block	61
1D0000			3D0000		
1CFFFF	64 k-Byte Block	28	3CFFFF	64 k-Byte Block	60
1C0000			3C0000		
1BFFFF	64 k-Byte Block	27	3BFFFF	64 k-Byte Block	59
1B0000			3B0000		
1AFFFF	64 k-Byte Block	26	3AFFFF	64 k-Byte Block	58
1A0000			3A0000		
19FFFF	64 k-Byte Block	25	39FFFF	64 k-Byte Block	57
190000			390000		
18FFFF	64 k-Byte Block	24	38FFFF	64 k-Byte Block	56
180000			380000		
17FFFF	64 k-Byte Block	23	37FFFF	64 k-Byte Block	55
170000			370000		
16FFFF	64 k-Byte Block	22	36FFFF	64 k-Byte Block	54
160000			360000		
15FFFF	64 k-Byte Block	21	35FFFF	64 k-Byte Block	53
150000			350000		
14FFFF	64 k-Byte Block	20	34FFFF	64 k-Byte Block	52
140000			340000		
13FFFF	64 k-Byte Block	19	33FFFF	64 k-Byte Block	51
130000			330000		
12FFFF	64 k-Byte Block	18	32FFFF	64 k-Byte Block	50
120000			320000		
11FFFF	64 k-Byte Block	17	31FFFF	64 k-Byte Block	49
110000			310000		
10FFFF	64 k-Byte Block	16	30FFFF	64 k-Byte Block	48
100000			300000		
0FFFFF	64 k-Byte Block	15	2FFFFF	64 k-Byte Block	47
0F0000			2F0000		
0EFFFF	64 k-Byte Block	14	2EFFFF	64 k-Byte Block	46
0E0000			2E0000		
0DFFFF	64 k-Byte Block	13	2DFFFF	64 k-Byte Block	45
0D0000			2D0000		
0CFFFF	64 k-Byte Block	12	2CFFFF	64 k-Byte Block	44
0C0000			2C0000		
0BFFFF	64 k-Byte Block	11	2BFFFF	64 k-Byte Block	43
0B0000			2B0000		
0AFFFF	64 k-Byte Block	10	2AFFFF	64 k-Byte Block	42
0A0000			2A0000		
09FFFF	64 k-Byte Block	9	29FFFF	64 k-Byte Block	41
090000			290000		
08FFFF	64 k-Byte Block	8	28FFFF	64 k-Byte Block	40
080000			280000		
07FFFF	64 k-Byte Block	7	27FFFF	64 k-Byte Block	39
070000			270000		
06FFFF	64 k-Byte Block	6	26FFFF	64 k-Byte Block	38
060000			260000		
05FFFF	64 k-Byte Block	5	25FFFF	64 k-Byte Block	37
050000			250000		
04FFFF	64 k-Byte Block	4	24FFFF	64 k-Byte Block	36
040000			240000		
03FFFF	64 k-Byte Block	3	23FFFF	64 k-Byte Block	35
030000			230000		
02FFFF	64 k-Byte Block	2	22FFFF	64 k-Byte Block	34
020000			220000		
01FFFF	64 k-Byte Block	1	21FFFF	64 k-Byte Block	33
010000			210000		
00FFFF	64 k-Byte Block	0	20FFFF	64 k-Byte Block	32
000000			200000		

Fig. 1 Memory Map

2 PRINCIPLES OF OPERATION

The LH28F320S5-L/S5H-L flash memories include an on-chip WSM to manage block erase, full chip erase, (multi) word/byte write and block lock-bit configuration functions. It allows for : 100% TTL-level control inputs, fixed power supplies during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see **Table 2.1** and **Table 2.2 "Bus Operations"**), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register, query structure and identifier codes can be accessed through the CUI independent of the VPP voltage. High voltage on VPP enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. All functions associated with altering memory contents—block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, status, query and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard micro-processor write timings. The CUI contents serve as input to the WSM, which controls the block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, outputs query structure or outputs status register data.

Interface software that initiates and polls progress of block erase, full chip erase, (multi) word/byte write and block lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read/write data from/to blocks other than that which is suspended. Write suspend allows system software to suspend a (multi) word/byte write to read data from any other flash memory array location.

2.1 Data Protection

Depending on the application, the system designer may choose to make the VPP power supply switchable (available only when block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are required) or hardwired to VPPH1. The device accommodates either design practice and encourages optimization of the processor-memory interface.

When $V_{PP} \leq V_{PPLK}$, memory contents cannot be altered. The CUI, with multi-step block erase, full chip erase, (multi) word/byte write and block lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to VPP. All write functions are disabled when VCC is below the write lockout voltage VLKO or when RP# is at VIL. The device's block locking capability provides additional protection from inadvertent code or data alteration by gating block erase, full chip erase and (multi) word/byte write operations.

3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes, query structure, or status register independent of the VPP voltage. RP# must be at VIH.

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, Query or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Five control pins dictate the data flow in and out of the component : CE# (CE0#, CE1#), OE#, WE#, RP# and WP#. CE0#, CE1# and OE# must be driven active to obtain data at the outputs. CE0# and CE1# are the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ15) control and when active drives the selected memory data onto the I/O bus. WE# and RP# must be at VIH. **Fig. 15** and **Fig. 16** illustrate a read cycle.

3.2 Output Disable

With OE# at a logic-high level (VIH), the device outputs are disabled. Output pins DQ0-DQ15 are placed in a high-impedance state.

3.3 Standby

Either CE0# or CE1# at a logic-high level (VIH) places the device in standby mode which substantially reduces device power consumption. DQ0-DQ15 outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at VIL initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time tPHQV is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, full chip erase, (multi) word/byte write or block lock-bit configuration modes, RP#-low will abort the operation. STS remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time tPHWL is required after RP# goes to logic-high (VIH) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacture code, device code, block status codes for each block (see **Fig. 2**). Using the manufacture and device codes, the system CPU can automatically match the device with its proper algorithms. The block status codes identify locked or unlocked block setting and erase completed or erase uncompleted condition.




Fig. 2 Device Identifier Code Memory Map

3.6 Query Operation

The query operation outputs the query structure. Query database is stored in the 48-byte ROM. Query structures allows system software to gain critical information for controlling the flash

component. Query structures are always presented on the lowest-order data output (DQ0-DQ7) only.

3.7 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$, the CUI additionally controls block erase, full chip erase, (multi) word/byte write and block lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Word/Byte Write command requires the command and address of the location to be written. Set Lock-Bit command requires the command and block address within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when $WE\#$ and $CE\#$ are active. The address and data needed to execute a command are latched on the rising edge of $WE\#$ or $CE\#$ (whichever goes high first). Standard microprocessor write timings are used. **Fig. 17** and **Fig. 18** illustrate $WE\#$ and $CE\#$ -controlled write operations.

4 COMMAND DEFINITIONS

When the V_{PP} voltage $\leq V_{PPLK}$, read operations from the status register, identifier codes, query, or blocks are enabled. Placing V_{PPH1} on V_{PP} enables successful block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. **Table 3** defines these commands.

Table 2.1 Bus Operations (BYTE# = VIH)

MODE	NOTE	RP#	CE0#	CE1#	OE#	WE#	ADDRESS	VPP	DQ0-15	STS
Read	1, 2, 3, 9	VIH	VIL	VIL	VIL	VIH	X	X	DOUT	X
Output Disable	3	VIH	VIL	VIL	VIH	VIH	X	X	High Z	X
Standby	3	VIH	VIH VIH VIL	VIH VIL VIH	X	X	X	X	High Z	X
Deep Power-Down	4	VIL	X	X	X	X	X	X	High Z	High Z
Read Identifier Codes	9	VIH	VIL	VIL	VIL	VIH	See Fig. 2	X	(NOTE 5)	High Z
Query	9	VIH	VIL	VIL	VIL	VIH	See Table 6 through 10	X	(NOTE 6)	High Z
Write	3, 7, 8, 9	VIH	VIL	VIL	VIH	VIL	X	X	DIN	X

Table 2.2 Bus Operations (BYTE# = VIL)

MODE	NOTE	RP#	CE0#	CE1#	OE#	WE#	ADDRESS	VPP	DQ0-7	STS
Read	1, 2, 3, 9	VIH	VIL	VIL	VIL	VIH	X	X	DOUT	X
Output Disable	3	VIH	VIL	VIL	VIH	VIH	X	X	High Z	X
Standby	3	VIH	VIH VIH VIL	VIH VIL VIH	X	X	X	X	High Z	X
Deep Power-Down	4	VIL	X	X	X	X	X	X	High Z	High Z
Read Identifier Codes	9	VIH	VIL	VIL	VIL	VIH	See Fig. 2	X	(NOTE 5)	High Z
Query	9	VIH	VIL	VIL	VIL	VIH	See Table 6 through 10	X	(NOTE 6)	High Z
Write	3, 7, 8, 9	VIH	VIL	VIL	VIH	VIL	X	X	DIN	X

NOTES :

1. Refer to **Section 6.2.3 "DC CHARACTERISTICS"**. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but not altered.
2. X can be VIL or VIH for control pins and addresses, and V_{PPLK} or V_{PPH1} for VPP. See **Section 6.2.3 "DC CHARACTERISTICS"** for V_{PPLK} and V_{PPH1} voltages.
3. STS is VOL (if configured to RY/BY# mode) when the WSM is executing internal block erase, full chip erase, (multi) word/byte write or block lock-bit configuration algorithms. It is floated during when the WSM is not busy, in block erase suspend mode with (multi) word/byte write inactive, (multi) word/byte write suspend mode, or deep power-down mode.
4. RP# at $GND \pm 0.2$ V ensures the lowest deep power-down current.
5. See **Section 4.2** for read identifier code data.
6. See **Section 4.5** for query data.
7. Command writes involving block erase, full chip erase, (multi) word/byte write or block lock-bit configuration are reliably executed when $V_{PP} = V_{PPH1}$ and $V_{CC} = V_{CC1/2}$.
8. Refer to **Table 3** for valid DIN during a write operation.
9. Don't use the timing both OE# and WE# are VIL.

Table 3 Command Definitions (NOTE 10)

COMMAND	BUS CYCLES REQ'D.	NOTE	FIRST BUS CYCLE			SECOND BUS CYCLE		
			Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)	Oper (NOTE 1)	Addr (NOTE 2)	Data (NOTE 3)
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥ 2	4	Write	X	90H	Read	IA	ID
Query	≥ 2		Write	X	98H	Read	QA	QD
Read Status Register	2		Write	X	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase Setup/Confirm	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase Setup/Confirm	2		Write	X	30H	Write	X	D0H
Word/Byte Write Setup/Write	2	5, 6	Write	WA	40H	Write	WA	WD
Alternate Word/Byte Write Setup/Write	2	5, 6	Write	WA	10H	Write	WA	WD
Multi Word/Byte Write Setup/Confirm	≥ 4	9	Write	WA	E8H	Write	WA	N-1
Block Erase and (Multi) Word/Byte Write Suspend	1	5	Write	X	B0H			
Confirm and Block Erase and (Multi) Word/Byte Write Resume	1	5	Write	X	D0H			
Block Lock-Bit Set Setup/Confirm	2	7	Write	BA	60H	Write	BA	01H
Block Lock-Bit Reset Setup/Confirm	2	8	Write	X	60H	Write	X	D0H
STS Configuration Level-Mode for Erase and Write (RY/BY# Mode)	2		Write	X	B8H	Write	X	00H
STS Configuration Pulse-Mode for Erase	2		Write	X	B8H	Write	X	01H
STS Configuration Pulse-Mode for Write	2		Write	X	B8H	Write	X	02H
STS Configuration Pulse-Mode for Erase and Write	2		Write	X	B8H	Write	X	03H

NOTES :

- Bus operations are defined in **Table 2.1** and **Table 2.2**.
- X = Any valid address within the device.
IA = Identifier code address : see **Fig. 2**.
QA = Query offset address.
BA = Address within the block being erased or locked.
WA = Address of memory location to be written.
- SRD = Data read from status register. See **Table 13.1** for a description of the status register bits.
WD = Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
ID = Data read from identifier codes.
QD = Data read from query database.
- Following the Read Identifier Codes command, read operations access manufacture, device and block status codes. See **Section 4.2** for read identifier code data.
- If the block is locked, WP# must be at V_{IH} to enable block erase or (multi) word/byte write operations. Attempts to issue a block erase or (multi) word/byte write to a locked block while RP# is V_{IH}.
- Either 40H or 10H is recognized by the WSM as the byte write setup.
- A block lock-bit can be set while WP# is V_{IH}.
- WP# must be at V_{IH} to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits.
- Following the Third Bus Cycle, inputs the write address and write data of "N" times. Finally, input the confirm command "D0H".
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend and (Multi) Word/Byte Write Suspend command. The Read Array command functions independently of the VPP voltage and RP# must be VIH.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in **Fig. 2** retrieve the manufacture, device, block lock configuration and block erase status (see **Table 4** for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the VPP voltage and RP# must be VIH. Following the Read Identifier Codes command, the following information can be read :

Table 4 Identifier Codes

CODE	ADDRESS	DATA
Manufacture Code	000000H 000001H	B0
Device Code	000002H 000003H	D4
Block Status Code	X0004H (NOTE 1) X0005H (NOTE 1)	
•Block is Unlocked		DQ0 = 0
•Block is Locked		DQ0 = 1
•Last erase operation completed successfully		DQ1 = 0
•Last erase operation did not completed successfully		DQ1 = 1
•Reserved for Future Use		DQ2-7

NOTE :

1. X selects the specific block status code to be read. See **Fig. 2** for the device identifier code memory map.

4.3 Read Status Register Command

The status register may be read to determine when a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration is complete and whether the operation completed successfully (see **Table 13.1**). It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE# (Either CE0# or CE1#), whichever occurs. OE# or CE# (Either CE0# or CE1#) must toggle to VIH before further reads to update the status register latch. The Read Status Register command functions independently of the VPP voltage. RP# must be VIH.

The extended status register may be read to determine multi byte write availability (see **Table 13.2**). The extended status register may be read at any time by writing the Multi Byte Write command. After writing this command, all subsequent read operations output data from the extended status register, until another valid command is written. The contents of the extended status register are latched on the falling edge of OE# or CE# (Either CE0# or CE1#), whichever occurs last in the read cycle. Multi Byte Write command must be re-issued to update the extended status register latch.

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3 and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see **Table 13.1**). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in

sequence) may be performed. The status register may be polled to determine if an error occurs during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied V_{PP} voltage. RP# must be V_{IH} . This command is not functional during block erase, full chip erase, (multi) word/byte write, block lock-bit configuration, block erase suspend or (multi) word/byte write suspend modes.

4.5 Query Command

Query database can be read by writing Query command (98H). Following the command write, read cycle from address shown in **Table 6** through **Table 10** retrieve the critical information to write, erase and otherwise control the flash component. A₀ of query offset address is ignored when x8 mode (BYTE# = V_{IL}).

Query data are always presented on the low-byte data output (DQ₀-DQ₇). In x16 mode, high-byte (DQ₈-DQ₁₅) outputs 00H. The bytes not assigned

to any information or reserved for future use are set to "0". This command functions independently of the V_{PP} voltage. RP# must be V_{IH} .

Table 5 Example of Query Structure Output

MODE	OFFSET ADDRESS	OUTPUT	
		DQ ₁₅₋₈	DQ ₇₋₀
x8 mode	A5, A4, A3, A2, A1, A ₀		
	1, 0, 0, 0, 0, 0 (20H)	High Z	"Q"
	1, 0, 0, 0, 0, 1 (21H)	High Z	"Q"
	1, 0, 0, 0, 1, 0 (22H)	High Z	"R"
	1, 0, 0, 0, 1, 1 (23H)	High Z	"R"
x16 mode	A5, A4, A3, A2, A ₁		
	1, 0, 0, 0, 0, 0 (10H)	00H	"Q"
	1, 0, 0, 0, 1, 1 (11H)	00H	"R"

4.5.1 BLOCK STATUS REGISTER

This field provides lock configuration and erase status for the specified block. These informations are only available when device is ready (SR.7 = 1). If block erase or full chip erase operation is finished irregularly, block erase status bit will be set to "1". If bit 1 is "1", this block is invalid.

Table 6 Query Block Status Register

OFFSET (Word Address)	LENGTH	DESCRIPTION
(BA+2)H	01H	Block Status Register bit0 Block Lock Configuration 0 = Block is unlocked 1 = Block is locked bit1 Block Erase Status 0 = Last erase operation completed successfully 1 = Last erase operation not completed successfully bit2-7 Reserved for future use

NOTE :

1. BA = The beginning of a Block Address.

4.5.2 CFI QUERY IDENTIFICATION STRING

The identification string provides verification that the component supports the Common Flash Interface specification. Additionally, it indicates which version

of the spec and which vendor-specified command set(s) is(are) supported.

Table 7 CFI Query Identification String

OFFSET (Word Address)	LENGTH	DESCRIPTION
10H, 11H, 12H	03H	Query Unique ASCII string "QRY" 51H, 52H, 59H
13H, 14H	02H	Primary Vendor Command Set and Control Interface ID Code 01H, 00H (SCS ID Code)
15H, 16H	02H	Address for Primary Algorithm Extended Query Table 31H, 00H (SCS Extended Query Table Offset)
17H, 18H	02H	Alternate Vendor Command Set and Control Interface ID Code 0000H (0000H means that no alternate exists)
19H, 1AH	02H	Address for Alternate Algorithm Extended Query Table 0000H (0000H means that no alternate exists)

4.5.3 SYSTEM INTERFACE INFORMATION

The following device information can be useful in optimizing system interface software.

Table 8 System Information String

OFFSET (Word Address)	LENGTH	DESCRIPTION
1BH	01H	Vcc Logic Supply Minimum Write/Erase voltage 45H (4.5 V)
1CH	01H	Vcc Logic Supply Maximum Write/Erase voltage 55H (5.5 V)
1DH	01H	Vpp Programming Supply Minimum Write/Erase voltage 45H (4.5 V)
1EH	01H	Vpp Programming Supply Maximum Write/Erase voltage 55H (5.5 V)
1FH	01H	Typical Time-Out per Single Byte/Word Write 04H ($2^4 = 16 \mu\text{s}$)
20H	01H	Typical Time-Out for Maximum Size Buffer Write (32 Bytes) 06H ($2^6 = 64 \mu\text{s}$)
21H	01H	Typical Time-Out per Individual Block Erase 09H ($09\text{H} = 9, 2^9 = 512 \text{ ms}$)
22H	01H	Typical Time-Out for Full Chip Erase 0FH ($0\text{FH} = 15, 2^{15} = 32 \text{ 768 ms}$)
23H	01H	Maximum Time-Out per Single Byte/Word Write, 2^N times of typical. 04H ($2^4 = 16, 16 \mu\text{s} \times 16 = 256 \mu\text{s}$)
24H	01H	Maximum Time-Out per Maximum Size Buffer Write, 2^N times of typical. 04H ($2^4 = 16, 64 \mu\text{s} \times 16 = 1 \text{ 024 } \mu\text{s}$)
25H	01H	Maximum Time-Out per Individual Block Erase, 2^N times of typical. 04H ($2^4 = 16, 1 \text{ 024 ms} \times 16 = 16 \text{ 384 ms}$)
26H	01H	Maximum Time-Out for Full Chip Erase, 2^N times of typical. 04H ($2^4 = 16, 32 \text{ 768 ms} \times 16 = 524 \text{ 288 ms}$)

4.5.4 DEVICE GEOMETRY DEFINITION

This field provides critical details of the flash device geometry.

Table 9 Device Geometry Definition

OFFSET (Word Address)	LENGTH	DESCRIPTION
27H	01H	Device Size 16H (16H = 22, $2^{22} = 4194\ 304 = 4\ \text{M Bytes}$)
28H, 29H	02H	Flash Device Interface Description 02H, 00H (x8/x16 supports x8 and x16 via BYTE#)
2AH, 2BH	02H	Maximum Number of Bytes in Multi Word/Byte Write 05H, 00H ($2^5 = 32\ \text{Bytes}$)
2CH	01H	Number of Erase Block Regions within Device 01H (symmetrically blocked)
2DH, 2EH	02H	The Number of Erase Blocks 3FH, 00H ($3FH = 63 \Rightarrow 63 + 1 = 64\ \text{Blocks}$)
2FH, 30H	02H	The Number of "256 Bytes" Cluster in a Erase Block 00H, 01H ($0100H = 256 \Rightarrow 256\ \text{Bytes} \times 256 = 64\ \text{k Bytes in a Erase Block}$)

4.5.5 SCS OEM SPECIFIC EXTENDED QUERY TABLE

Certain flash features and commands may be optional in a vendor-specific algorithm specification. The optional vendor-specific query table(s) may be

used to specify this and other types of information. These structures are defined solely by the flash vendor(s).

Table 10 SCS OEM Specific Extended Query Table

OFFSET (Word Address)	LENGTH	DESCRIPTION
31H, 32H, 33H	03H	PRI 50H, 52H, 49H
34H	01H	31H (1) Major Version Number , ASCII
35H	01H	30H (0) Minor Version Number, ASCII
36H, 37H, 38H, 39H	04H	0FH, 00H, 00H, 00H Optional Command Support bit0 = 1 : Chip Erase Supported bit1 = 1 : Suspend Erase Supported bit2 = 1 : Suspend Write Supported bit3 = 1 : Lock/Unlock Supported bit4 = 0 : Queued Erase Not Supported bit5-31 = 0 : Reserved for future use
3AH	01H	01H Supported Functions after Suspend bit0 = 1 : Write Supported after Erase Suspend bit1-7 = 0 : Reserved for future use
3BH, 3CH	02H	03H, 00H Block Status Register Mask bit0 = 1 : Block Status Register Lock Bit [BSR.0] active bit1 = 1 : Block Status Register Valid Bit [BSR.1] active bit2-15 = 0 : Reserved for future use
3DH	01H	Vcc Logic Supply Optimum Write/Erase voltage (highest performance) 50H (5.0 V)
3EH	01H	Vpp Programming Supply Optimum Write/Erase voltage (highest performance) 50H (5.0 V)
3FH	reserved	Reserved for future versions of the SCS specification

4.6 Block Erase Command

Block erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Fig. 3). The CPU can detect block erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$. In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while $V_{PP} \leq V_{PPLK}$, SR.3 and SR.5 will be set to "1". Successful block erase requires that the corresponding block lock-bit be cleared or if set, that $WP\# = V_{IH}$. If block erase is attempted when the corresponding block lock-bit is set and $WP\# = V_{IL}$, SR.1 and SR.5 will be set to "1".

4.7 Full Chip Erase Command

This command followed by a confirm command (DOH) erases all of the unlocked blocks. A full chip erase setup is first written, followed by a full chip erase confirm. After a confirm command is written, device erases the all unlocked blocks from block 0 to block 63 block by block. This command sequence requires appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM (invisible to the system). After the two-cycle full chip erase sequence is written, the device automatically outputs status register data when read (see Fig. 4). The CPU can detect full chip erase completion by analyzing the output data of the STS pin or status register bit SR.7.

When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued. If error is detected on a block during full chip erase operation, WSM stops erasing the block and begin to erase the next block. Reading the block valid status by issuing Read ID Codes command or Query command informs which blocks failed to its erase.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Full Chip Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable full chip erasure can only occur when $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$. In the absence of this high voltage, block contents are protected against erasure. If full chip erase is attempted while $V_{PP} \leq V_{PPLK}$, SR.3 and SR.5 will be set to "1". When $WP\# = V_{IH}$, all blocks are erased independent of block lock-bits status. When $WP\# = V_{IL}$, only unlocked blocks are erased. Full chip erase can not be suspended.

4.8 Word/Byte Write Command

Word/byte write is executed by a two-cycle command sequence. Word/Byte Write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the word/byte write and write verify algorithms internally. After the word/byte write sequence is written, the device automatically outputs status register data when read (see **Fig. 5**). The CPU can detect the completion of the word/byte write event by analyzing the STS pin or status register bit SR.7.

When word/byte write is complete, status register bit SR.4 should be checked. If word/byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable word/byte writes can only occur when $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$. In the absence of this high voltage, memory contents are protected against word/byte writes. If word/byte write is attempted while $V_{PP} \leq V_{PPLK}$, status register bits SR.3 and SR.4 will be set to "1". Successful word/byte write requires that the corresponding block lock-bit be cleared or, if set, that $WP\# = V_{IH}$. If word/byte write is attempted when the corresponding block lock-bit is set and $WP\# = V_{IL}$, SR.1 and SR.4 will be set to "1". Word/byte write operations with $V_{IL} < WP\# < V_{IH}$ produce spurious results and should not be attempted.

4.9 Multi Word/Byte Write Command

Multi word/byte write is executed by at least four-cycle or up to 35-cycle command sequence. Up to 32 bytes in x8 mode (16 words in x16 mode) can be loaded into the buffer and written to the flash array. First, multi word/byte write setup (E8H) is written with the write address. At this point, the

device automatically outputs extended status register data (XSR) when read (see **Fig. 6** and **Fig. 7**). If extended status register bit XSR.7 is 0, no Multi Word/Byte Write command is available and multi word/byte write setup which just has been written is ignored. To retry, continue monitoring XSR.7 by writing multi word/byte write setup with write address until XSR.7 transitions to "1". When XSR.7 transitions to "1", the device is ready for loading the data to the buffer. A word/byte count (N)-1 is written with write address. After writing a word/byte count (N)-1, the device automatically turns back to output status register data. The word/byte count (N)-1 must be less than or equal to 1FH in x8 mode (0FH in x16 mode). On the next write, device address is written with buffer data. Subsequent writes provide additional device address and data, depending on the count. All subsequent address must lie within the start address plus the count. After the final buffer data is written, write confirm (D0H) must be written. This initiates WSM to begin copying the buffer data to the flash array. An invalid Multi Word/Byte Write command sequence will result in both status register bits SR.4 and SR.5 being set to "1". For additional multi word/byte write, write another multi word/byte write setup and check XSR.7. The Multi Word/Byte Write command can be queued while WSM is busy as long as XSR.7 indicates "1", because LH28F320S5-L/S5H-L have two buffers. If an error occurs while writing, the device will stop writing and flush next Multi Word/Byte Write command loaded in Multi Word/Byte Write command. Status register bit SR.4 will be set to "1". No Multi Word/Byte Write command is available if either SR.4 or SR.5 is set to "1". SR.4 and SR.5 should be cleared before issuing Multi Word/Byte Write command. If a Multi Word/Byte Write command is attempted past an erase block boundary, the device will write the data to flash array up to an erase block boundary and then stop writing. Status register bits SR.4 and SR.5 will be set to "1".

Reliable multi byte writes can only occur when $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$. In the absence of this high voltage, memory contents are protected against multi word/byte writes. If multi word/byte write is attempted while $V_{PP} \leq V_{PPLK}$, status register bits SR.3 and SR.4 will be set to "1". Successful multi word/byte write requires that the corresponding block lock-bit be cleared or, if set, that $WP\# = V_{IH}$. If multi byte write is attempted when the corresponding block lock-bit is set and $WP\# = V_{IL}$, SR.1 and SR.4 will be set to "1".

4.10 Block Erase Suspend Command

The Block Erase Suspend command allows block erase interruption to read or (multi) word/byte write data in another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification *twHRH2* defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A (Multi) Word/Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the (Multi) Word/Byte Write Suspend command (see **Section 4.11**), a (multi) word/byte write operation can also be suspended. During a (multi) word/byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the STS (if set to RY/BY#) output will transition to V_{OL} . However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is

suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and STS will return to V_{OL} . After the Erase Resume command is written, the device automatically outputs status register data when read (see **Fig. 8**). V_{PP} must remain at V_{PPH1} (the same V_{PP} level used for block erase) while block erase is suspended. $RP\#$ must also remain at V_{IH} . Block erase cannot resume until (multi) word/byte write operations initiated during block erase suspend have completed.

4.11 (Multi) Word/Byte Write Suspend Command

The (Multi) Word/Byte Write Suspend command allows (multi) word/byte write interruption to read data in other flash memory locations. Once the (multi) word/byte write process starts, writing the (Multi) Word/Byte Write Suspend command requests that the WSM suspend the (multi) word/byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the (Multi) Word/Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the (multi) word/byte write operation has been suspended (both will be set to "1"). STS will also transition to High Z. Specification *twHRH1* defines the (multi) word/byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while (multi) word/byte write is suspended are Read Status Register and (Multi) Word/Byte Write Resume. After (Multi) Word/Byte Write Resume command is written to the flash memory, the WSM will continue the (multi) word/byte write process. Status register bits SR.2

and SR.7 will automatically clear and STS will return to VOL. After the (Multi) Word/Byte Write command is written, the device automatically outputs status register data when read (see **Fig. 9**). VPP must remain at VPPH1 (the same VPP level used for (multi) word/byte write) while in (multi) word/byte write suspend mode. WP# must also remain at VIH or VIL.

4.12 Set Block Lock-Bit Command

A flexible block locking and unlocking scheme is enabled via block lock-bits. The block lock-bits gate program and erase operations. With WP# = VIH, individual block lock-bits can be set using the Set Block Lock-Bit command. See **Table 12** for a summary of hardware and software write protection options.

Set block lock-bit is executed by a two-cycle command sequence. The set block lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked). The WSM then controls the set block lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see **Fig. 10**). The CPU can detect the completion of the set block lock-bit event by analyzing the STS pin output or status register bit SR.7.

When the set block lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally set. An invalid Set Block Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$. In

the absence of this high voltage, block lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires WP# = VIH. If it is attempted with WP# = VIL, SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations with WP# < VIH produce spurious results and should not be attempted.

4.13 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With WP# = VIH, block lock-bits can be cleared using only the Clear Block Lock-Bits command. See **Table 12** for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see **Fig. 11**). The CPU can detect completion of the clear block lock-bits event by analyzing the STS pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bits error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when $V_{CC} = V_{CC1/2}$ and $V_{PP} = V_{PPH1}$. If a clear block lock-bits operation is attempted while $V_{PP} \leq V_{PPLK}$, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bit contents are

protected against alteration. A successful clear block lock-bits operation requires $WP\# = V_{IH}$. If it is attempted with $WP\# = V_{IL}$, SR.1 and SR.5 will be set to "1" and the operation will fail. Clear block lock-bits operation with $V_{IH} < RP\#$ produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to V_{PP} or V_{CC} transition out of valid range or $RP\#$ active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values.

4.14 STS Configuration Command

The Status (STS) pin can be configured to different states using the STS Configuration command. Once the STS pin has been configured, it remains in that configuration until another configuration command is issued, the device is powered down or $RP\#$ is set to V_{IL} . Upon initial device power-up and after exit from deep power-down mode, the STS pin defaults to RY/BY# operation where STS low indicates that the WSM is busy. STS High Z indicates that the WSM is ready for a new operation.

To reconfigure the STS pin to other modes, the STS Configuration is issued followed by the appropriate configuration code. The three alternate

configurations are all pulse mode for use as a system interrupt. The STS Configuration command functions independently of the V_{PP} voltage and $RP\#$ must be V_{IH} .

Table 11 STS Configuration Coding Description

CONFIGURATION BITS	EFFECTS
00H	Set STS pin to default level mode (RY/BY#). RY/BY# in the default level-mode of operation will indicate WSM status condition.
01H	Set STS pin to pulsed output signal for specific erase operation. In this mode, STS provides low pulse at the completion of Block Erase, Full Chip Erase and Clear Block Lock-Bits operations.
02H	Set STS pin to pulsed output signal for a specific write operation. In this mode, STS provides low pulse at the completion of (Multi) Byte Write and Set Block Lock-Bit operation.
03H	Set STS pin to pulsed output signal for specific write and erase operation. STS provides low pulse at the completion of Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration operations.

Table 12 Write Protection Alternatives

OPERATION	BLOCK LOCK-BIT	WP#	EFFECT
Block Erase or (Multi) Word/Byte Write	0	V_{IL} or V_{IH}	Block Erase and (Multi) Word/Byte Write Enabled
	1	V_{IL}	Block is Locked. Block Erase and (Multi) Word/Byte Write Disabled
		V_{IH}	Block Lock-Bit Override. Block Erase and (Multi) Word/Byte Write Enabled
Full Chip Erase	0, 1	V_{IL}	All unlocked blocks are erased, locked blocks are not erased
	X	V_{IH}	All blocks are erased
Set Block Lock-Bit	X	V_{IL}	Set Block Lock-Bit Disabled
		V_{IH}	Set Block Lock-Bit Enabled
Clear Block Lock-Bits	X	V_{IL}	Clear Block Lock-Bits Disabled
		V_{IH}	Clear Block Lock-Bits Enabled

Table 13.1 Status Register Definition


WSMS	BESS	ECBLBS	WSBLBS	VPPS	WSS	DPS	R
7	6	5	4	3	2	1	0

<p>SR.7 = WRITE STATE MACHINE STATUS (WSMS)</p> <p>1 = Ready</p> <p>0 = Busy</p> <p>SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)</p> <p>1 = Block Erase Suspended</p> <p>0 = Block Erase in Progress/Completed</p> <p>SR.5 = ERASE AND CLEAR BLOCK LOCK-BITS STATUS (ECBLBS)</p> <p>1 = Error in Erase or Clear Block Lock-Bits</p> <p>0 = Successful Erase or Clear Block Lock-Bits</p> <p>SR.4 = WRITE AND SET BLOCK LOCK-BIT STATUS (WSBLBS)</p> <p>1 = Error in Write or Set Block Lock-Bit</p> <p>0 = Successful Write or Set Block Lock-Bit</p> <p>SR.3 = VPP STATUS (VPPS)</p> <p>1 = VPP Low Detect, Operation Abort</p> <p>0 = VPP OK</p> <p>SR.2 = WRITE SUSPEND STATUS (WSS)</p> <p>1 = Write Suspended</p> <p>0 = Write in Progress/Completed</p> <p>SR.1 = DEVICE PROTECT STATUS (DPS)</p> <p>1 = Block Lock-Bit and/or WP# Lock Detected, Operation Abort</p> <p>0 = Unlock</p> <p>SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p>	<p>NOTES :</p> <p>Check STS or SR.7 to determine block erase, full chip erase, (multi) word/byte write or block lock-bit configuration completion.</p> <p>SR.6-0 are invalid while SR.7 = "0".</p> <p>If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, (multi) word/byte write, block lock-bit configuration or STS configuration attempt, an improper command sequence was entered.</p> <p>SR.3 does not provide a continuous indication of VPP level. The WSM interrogates and indicates the VPP level only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. SR.3 is not guaranteed to reports accurate feedback only when VPP ≠ VPPH1.</p> <p>SR.1 does not provide a continuous indication of block lock-bit values. The WSM interrogates block lock-bit, and WP# only after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration command sequences. It informs the system, depending on the attempted operation, if the block lock-bit is set and/or WP# is not VIH. Reading the block lock configuration codes after writing the Read Identifier Codes command indicates block lock-bit status.</p> <p>SR.0 is reserved for future use and should be masked out when polling the status register.</p>
--	---

Table 13.2 Extended Status Register Definition


SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0

<p>XSR.7 = STATE MACHINE STATUS (SMS)</p> <p>1 = Multi Word/Byte Write available</p> <p>0 = Multi Word/Byte Write not available</p> <p>XSR.6-0 = RESERVED FOR FUTURE ENHANCEMENTS (R)</p>	<p>NOTES :</p> <p>After issue a Multi Word/Byte Write command : XSR.7 indicates that a next Multi Word/Byte Write command is available.</p> <p>XSR.6-0 are reserved for future use and should be masked out when polling the extended status register.</p>
---	---




BUS OPERATION	COMMAND	COMMENTS
Write	Read Status Register	Data = 70H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Write	Erase Setup	Data = 20H Addr = Within Block to be Erased
Write	Erase Confirm	Data = D0H Addr = Within Block to be Erased
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for subsequent block erasures.		
Full status check can be done after each block erase or after a sequence of block erasures.		
Write FFH after the last block erase operation to place device in read array mode.		

FULL STATUS CHECK PROCEDURE




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect WP# = VIL, Block Lock-Bit is Set Only required for systems implementing block lock-bit configuration
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Block Erase Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple blocks are erased before full status is checked.		
If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 3 Automated Block Erase Flowchart




BUS OPERATION	COMMAND	COMMENTS
Write	Read Status Register	Data = 70H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Write	Full Chip Erase Setup	Data = 30H Addr = X
Write	Full Chip Erase Confirm	Data = D0H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Full status check can be done after each full chip erase. Write FFH after the last full chip erase operation to place device in read array mode.		

FULL STATUS CHECK PROCEDURE




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Full Chip Erase Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple blocks are erased before full status is checked. If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 4 Automated Full Chip Erase Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Read Status Register	Data = 70H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Write	Setup Word/Byte Write	Data = 40H or 10H Addr = Location to be Written
Write	Word/Byte Write	Data = Data to be Written Addr = Location to be Written
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for subsequent word/byte writes.		
SR full status check can be done after each word/byte write or after a sequence of word/byte writes.		
Write FFH after the last word/byte write operation to place device in read array mode.		

FULL STATUS CHECK PROCEDURE



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect WP# = VIL, Block Lock-Bit is Set Only required for systems implementing block lock-bit configuration
Standby		Check SR.4 1 = Data Write Error
SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked.		
If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 5 Automated Word/Byte Write Flowchart





Fig. 6 Automated Multi Word/Byte Write Flowchart

FULL STATUS CHECK PROCEDURE FOR MULTI WORD/BYTE WRITE OPERATION



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect WP# = VIL, Block Lock-Bit is Set Only required for systems implement- ing block lock-bit configuration
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.4 1 = Data Write Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple locations are written before full status is checked. If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 7 Full Status Check Procedure for Automated Multi Word/Byte Write




Fig. 8 Block Erase Suspend/Resume Flowchart






Fig. 9 (Multi) Word/Byte Write Suspend/Resume Flowchart




BUS OPERATION	COMMAND	COMMENTS
Write	Set Block Lock-Bit Setup	Data = 60H Addr = Block Address
Write	Set Block Lock-Bit Confirm	Data = 01H Addr = Block Address
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Repeat for subsequent block lock-bit set operations.		
Full status check can be done after each block lock-bit set operation or after a sequence of block lock-bit set operations.		
Write FFH after the last block lock-bit set operation to place device in read array mode.		

FULL STATUS CHECK PROCEDURE




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect WP# = VIL
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.4 1 = Set Block Lock-Bit Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command in cases where multiple block lock-bits are set before full status is checked.		
If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 10 Set Block Lock-Bit Flowchart



BUS OPERATION	COMMAND	COMMENTS
Write	Clear Block Lock-Bits Setup	Data = 60H Addr = X
Write	Clear Block Lock-Bits Confirm	Data = D0H Addr = X
Read		Status Register Data
Standby		Check SR.7 1 = WSM Ready 0 = WSM Busy
Write FFH after the last clear block lock-bits operation to place device in read array mode.		

FULL STATUS CHECK PROCEDURE



BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR.3 1 = VPP Error Detect
Standby		Check SR.1 1 = Device Protect Detect WP# = VIL
Standby		Check SR.4, 5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Clear Block Lock-Bits Error
SR.5, SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register command.		
If error is detected, clear the status register before attempting retry or other error recovery.		

Fig. 11 Clear Block Lock-Bits Flowchart

5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for :

- Lowest possible memory power consumption.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 STS and Block Erase, Full Chip Erase, (Multi) Word/Byte Write and Block Lock-Bit Configuration Polling

STS is an open drain output that should be connected to Vcc by a pullup resistor to provide a hardware method of detecting block erase, full chip erase, (multi) word/byte write and block lock-bit configuration completion. In default mode, it transitions low after block erase, full chip erase, (multi) word/byte write or block lock-bit configuration commands and returns to VoH when the WSM has finished executing the internal algorithm. For alternate STS pin configurations, see the Configuration command (Table 3 and Section 4.14).

STS can be connected to an interrupt input of the system CPU or controller. It is active at all times. STS, in default mode, is also High Z when the device is in block erase suspend (with (multi) word/byte write inactive), (multi) word/byte write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μ F ceramic capacitor connected between its Vcc and GND and between its Vpp and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 μ F electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 Vpp Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designers pay attention to the Vpp power supply trace. The Vpp pin supplies the memory cell current for block erase, full chip erase, (multi) word/byte write and block lock-bit configuration. Use similar trace widths and layout considerations given to the Vcc power bus. Adequate Vpp supply traces and decoupling will decrease Vpp voltage spikes and overshoots.

5.5 Vcc, Vpp, RP# Transitions

Block erase, full chip erase, (multi) word/byte write and block lock-bit configuration are not guaranteed if Vpp falls outside of a valid VppH1 range, Vcc falls outside of a valid Vcc1/2 range, or RP# = ViL. If Vpp error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to ViL during block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, STS (if set to

RY/BY# mode) will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to V_{IL} clear the status register.

The CUI latches commands issued by system software and is not altered by V_{PP} or $CE\#$ transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after V_{CC} transitions below V_{LKO} .

After block erase, full chip erase, (multi) word/byte write or block lock-bit configuration, even after V_{PP} transitions down to V_{PPLK} , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block and full chip erasure, (multi) word/byte writing or block lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply (V_{PP} or V_{CC}) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V_{CC} voltages above V_{LKO} when V_{PP} is active. Since both $WE\#$ and $CE\#$ must be low for a command write, driving either to V_{IH} will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while $RP\# = V_{IL}$ regardless of its control inputs state.

5.7 Power Consumption

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering $RP\#$ to V_{IL} standby or sleep modes. If access is again needed, the devices can be read following the t_{PHQV} and t_{PHWL} wake-up cycles required after $RP\#$ is first raised to V_{IH} . See **Section 6.2.4 through 6.2.6 "AC CHARACTERISTICS - READ-ONLY and WRITE OPERATIONS"** and **Fig. 15, Fig. 16, Fig. 17, and Fig. 18** for more information.

6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Operating Temperature

• LH28F320S5-L

During Read, Erase, Write and

Block Lock-Bit Configuration 0 to +70°C (NOTE 1)

Temperature under Bias -10 to +80°C

• LH28F320S5H-L

During Read, Erase, Write and

Block Lock-Bit Configuration ... -40 to +85°C (NOTE 2)

Temperature under Bias -40 to +85°C

Storage Temperature -65 to +125°C

Voltage On Any Pin

(except VCC, VPP).... -0.5 V to VCC+0.5 V (NOTE 3)

VCC Supply Voltage -0.2 to +7.0 V (NOTE 3)

VPP Update Voltage during

Erase, Write and

Block Lock-Bit Configuration... -0.2 to +7.0 V (NOTE 3)

Output Short Circuit Current100 mA (NOTE 4)

6.2 Operating Conditions

SYMBOL	PARAMETER	NOTE	MIN.	MAX.	UNIT	VERSIONS
TA	Operating Temperature	1	0	+70	°C	LH28F320S5-L
			-40	+85	°C	LH28F320S5H-L
VCC1	VCC Supply Voltage (5.0±0.25 V)		4.75	5.25	V	LH28F320S5-L90/S5H-L90
VCC2	VCC Supply Voltage (5.0±0.5 V)		4.50	5.50	V	

NOTE :

1. Test condition : Ambient temperature

6.2.1 CAPACITANCE (NOTE 1)

TA = +25°C, f = 1 MHz

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITION
CIN	Input Capacitance	7	10	pF	VIN = 0.0 V
COUT	Output Capacitance	9	12	pF	VOUT = 0.0 V

NOTE :

1. Sampled, not 100% tested.


NOTICE : The specifications are subject to change without notice. Verify with your local SHARP sales office that you have the latest datasheet before finalizing a design.

**WARNING : Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

NOTES :


- Operating temperature is for commercial product defined by this specification.
- Operating temperature is for extended temperature product defined by this specification.
- All specified voltages are with respect to GND. Minimum DC voltage is -0.5 V on input/output pins and -0.2 V on VCC and VPP pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins and VCC is VCC+0.5 V which, during transitions, may overshoot to VCC+2.0 V for periods < 20 ns.
- Output shorted for no more than one second. No more than one output shorted at a time.

6.2.2 AC INPUT/OUTPUT TEST CONDITIONS



AC test inputs are driven at 3.0 V for a Logic "1" and 0.0 V for a Logic "0". Input timing begins, and output timing ends, at 1.5 V. Input rise and fall times (10% to 90%) < 10 ns.

Fig. 12 Transient Input/Output Reference Waveform for $V_{CC} = 5.0 \pm 0.25$ V (High Speed Testing Configuration)



AC test inputs are driven at V_{OH} (2.4 V_{TTL}) for a Logic "1" and V_{OL} (0.45 V_{TTL}) for a Logic "0". Input timing begins at V_{IH} (2.0 V_{TTL}) and V_{IL} (0.8 V_{TTL}). Output timing ends at V_{IH} and V_{IL} . Input rise and fall times (10% to 90%) < 10 ns.

Fig. 13 Transient Input/Output Reference Waveform for $V_{CC} = 5.0 \pm 0.5$ V (Standard Testing Configuration)




Fig. 14 Transient Equivalent Testing Load Circuit

Test Configuration Capacitance Loading Value

TEST CONFIGURATION	CL (pF)
$V_{CC} = 5.0 \pm 0.25$ V (NOTE 1)	30
$V_{CC} = 5.0 \pm 0.5$ V	100

NOTE :

1. Applied to high-speed products, LH28F320S5-L90 and LH28F320S5H-L90.

6.2.3 DC CHARACTERISTICS

SYMBOL	PARAMETER		NOTE	Vcc = 5.0±0.5 V		UNIT	TEST CONDITIONS
				TYP.	MAX.		
ILI	Input Load Current		1		±1	μA	Vcc = Vcc Max. VIN = Vcc or GND
ILO	Output Leakage Current		1		±10	μA	Vcc = Vcc Max. VOUT = Vcc or GND
ICCS	Vcc Standby Current		1, 3, 6	25	100	μA	CMOS Inputs Vcc = Vcc Max. CE# = RP# = Vcc±0.2 V
				2	4	mA	TTL Inputs Vcc = Vcc Max. CE# = RP# = VIH
ICCD	Vcc Deep Power-Down Current	LH28F320S5-L	1		20	μA	RP# = GND±0.2 V IOUT (STS) = 0 mA
		LH28F320S5H-L			25		
ICCR	Vcc Read Current		1, 5, 6		60	mA	CMOS Inputs Vcc = Vcc Max. CE# = GND f = 8 MHz, IOUT = 0 mA
					75	mA	TTL Inputs Vcc = Vcc Max. CE# = VIL f = 8 MHz, IOUT = 0 mA
ICCW	Vcc Write Current (Multi) W/B Write or Set Block Lock-Bit		1, 7		35	mA	VPP = 5.0±0.5 V
ICCE	Vcc Erase Current (Block Erase, Full Chip Erase, Clear Block Lock-Bits)		1, 7		30	mA	VPP = 5.0±0.5 V
ICCWS ICCES	Vcc Write or Block Erase Suspend Current		1, 2	1	10	mA	CE# = VIH
IPPS	VPP Standby Current		1	±2	±15	μA	VPP ≤ VCC
IPPR	VPP Read Current		1	10	200	μA	VPP > VCC
IPPD	VPP Deep Power-Down Current		1	0.1	5	μA	RP# = GND±0.2 V
IPPW	VPP Write Current (Multi) W/B Write or Set Block Lock-Bit		1, 7		80	mA	VPP = 5.0±0.5 V
IPPE	VPP Erase Current (Block Erase, Full Chip Erase, Clear Block Lock-Bits)		1, 7		40	mA	VPP = 5.0±0.5 V
IPPWS IPPES	VPP Write or Block Erase Suspend Current		1	10	200	μA	VPP = VPPH1

6.2.3 DC CHARACTERISTICS (contd.)

SYMBOL	PARAMETER	NOTE	V _{CC} = 5.0±0.5 V		UNIT	TEST CONDITIONS
			MIN.	MAX.		
V _{IL}	Input Low Voltage	7	-0.5	0.8	V	
V _{IH}	Input High Voltage	7	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage	3, 7		0.45	V	V _{CC} = V _{CC} Min. I _{OL} = 5.8 mA
V _{OH1}	Output High Voltage (TTL)	3, 7	2.4		V	V _{CC} = V _{CC} Min. I _{OH} = -2.5 mA
V _{OH2}	Output High Voltage (CMOS)	3, 7	0.85 V _{CC}		V	V _{CC} = V _{CC} Min. I _{OH} = -2.5 mA
			V _{CC} -0.4		V	V _{CC} = V _{CC} Min. I _{OH} = -100 µA
V _{PPLK}	VPP Lockout voltage during Normal Operations	4, 7		1.5	V	
V _{PPH1}	VPP voltage during Write or Erase Operations		4.5	5.5	V	
V _{LKO}	VCC Lockout Voltage		2.0		V	

NOTES :

1. All currents are in RMS unless otherwise noted. Typical values at nominal V_{CC} voltage and T_A = +25°C. These currents are valid for all product versions (packages and speeds).
2. I_{CCWS} and I_{CCES} are specified with the device deselected. If reading or (multi) word/byte writing in erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW}, respectively.
3. Includes STS.
4. Block erases, full chip erases, (multi) word/byte writes and block lock-bit configurations are inhibited when V_{PP} ≤ V_{PPLK}, and not guaranteed in the range between V_{PPLK} (max.) and V_{PPH1} (min.) and above V_{PPH1} (max.).
5. Automatic Power Saving (APS) reduces typical I_{CCR} to 1 mA at 5 V V_{CC} in static operation.
6. CMOS inputs are either V_{CC}±0.2 V or GND±0.2 V. TTL inputs are either V_{IL} or V_{IH}.
7. Sampled, not 100% tested.

6.2.4 AC CHARACTERISTICS - READ-ONLY OPERATIONS (NOTE 1)

• $V_{CC} = 5.0 \pm 0.25 \text{ V}$, $5.0 \pm 0.5 \text{ V}$, $T_A = 0 \text{ to } +70^\circ\text{C}$ or $-40 \text{ to } +85^\circ\text{C}$

VERSIONS			$V_{CC} \pm 0.25 \text{ V}$		(NOTE 4) LH28F320S5-L90 LH28F320S5H-L90		(NOTE 5) LH28F320S5-L90 LH28F320S5H-L90		(NOTE 5) LH28F320S5-L12 LH28F320S5H-L12		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
tAVAV	Read Cycle Time		90		100		120				ns
tAVQV	Address to Output Delay			90		100		120			ns
tELQV	CE# to Output Delay	2		90		100		120			ns
tPHQV	RP# High to Output Delay			400		400		400			ns
tGLQV	OE# to Output Delay	2		30		35		40			ns
tELQX	CE# to Output in Low Z	3	0		0		0				ns
tEHQZ	CE# High to Output in High Z	3		25		30		35			ns
tGLQX	OE# to Output in Low Z	3	0		0		0				ns
tGHQZ	OE# High to Output in High Z	3		10		10		15			ns
tOH	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		0		0				ns
tFLQV	BYTE# to Output Delay	3		90		100		120			ns
tFHQV	BYTE# to Output in High Z	3		25		30		30			ns
tELFL	CE# Low to BYTE# High or Low	3		5		5		5			ns
tELFH											

NOTES :

- See AC Input/Output Reference Waveform (Fig. 12 and Fig. 13) for maximum allowable input slew rate.
- OE# may be delayed up to tELQV-tGLQV after the falling edge of CE# without impact on tELQV.
- Sampled, not 100% tested.
- See Fig. 12 "Transient Input/Output Reference Waveform" and Fig. 14 "Transient Equivalent Testing Load Circuit" (High Speed Configuration) for testing characteristics.
- See Fig. 13 "Transient Input/Output Reference Waveform" and Fig. 14 "Transient Equivalent Testing Load Circuit" (Standard Configuration) for testing characteristics.




Fig. 15 AC Waveform for Read Operations




Fig. 16 BYTE# Timing Waveforms


6.2.5 AC CHARACTERISTICS - WRITE OPERATIONS (NOTE 1)

• $V_{CC} = 5.0 \pm 0.25V$, $5.0 \pm 0.5V$, $T_A = 0$ to $+70^\circ C$ or -40 to $+85^\circ C$

VERSIONS			(NOTE 5) LH28F320S5-L90 LH28F320S5H-L90		(NOTE 6) LH28F320S5-L90 LH28F320S5H-L90		(NOTE 6) LH28F320S5-L12 LH28F320S5H-L12		UNIT
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{AVAV}	Write Cycle Time		90		100		120		ns
t_{PHWL}	RP# High Recovery to WE# Going Low	2	1		1		1		μs
t_{ELWL}	CE# Setup to WE# Going Low		10		10		10		ns
t_{WLWH}	WE# Pulse Width		40		40		40		ns
t_{SHWH}	WP# V_{IH} Setup to WE# Going High	2	100		100		100		ns
t_{VPWH}	VPP Setup to WE# Going High	2	100		100		100		ns
t_{AVWH}	Address Setup to WE# Going High	3	40		40		40		ns
t_{DVWH}	Data Setup to WE# Going High	3	40		40		40		ns
t_{WHDH}	Data Hold from WE# High		5		5		5		ns
t_{WHAX}	Address Hold from WE# High		5		5		5		ns
t_{WHEH}	CE# Hold from WE# High		10		10		10		ns
t_{WHWL}	WE# Pulse Width High		30		30		30		ns
t_{WHRL}	WE# High to STS Going Low			90		90		90	ns
t_{WHGL}	Write Recovery before Read		0		0		0		ns
t_{QVVL}	VPP Hold from Valid SRD, STS High Z	2, 4	0		0		0		ns
t_{QVSL}	WP# V_{IH} Hold from Valid SRD, STS High Z	2, 4	0		0		0		ns

NOTES :

1. Read timing characteristics during block erase, full chip erase, (multi) word/byte write and block lock-bit configuration operations are the same as during read-only operations. Refer to **Section 6.2.4 "AC Characteristics"** for read-only operations.
2. Sampled, not 100% tested.
3. Refer to **Table 3** for valid A_{IN} and D_{IN} for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
4. VPP should be held at V_{PPH1} until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success ($SR.1/3/4/5 = 0$).
5. See **Fig. 12 "Transient Input/Output Reference Waveform"** and **Fig. 14 "Transient Equivalent Testing Load Circuit"** (High Speed Configuration) for testing characteristics.
6. See **Fig. 13 "Transient Input/Output Reference Waveform"** and **Fig. 14 "Transient Equivalent Testing Load Circuit"** (Standard Configuration) for testing characteristics.

**NOTES :**

1. Vcc power-up and standby.
2. Write erase or write setup.
3. Write erase confirm or valid address and data.
4. Automated erase or program delay.
5. Read status register data.
6. Write Read Array command.
7. CE# is defined as the latter of CE0# and CE1# going Low or the first of CE0# or CE1# going High.

Fig. 17 AC Waveform for WE#-Controlled Write Operations

6.2.6 ALTERNATIVE CE#-CONTROLLED WRITES (NOTE 1)

• $V_{CC} = 5.0 \pm 0.25 \text{ V}$, $5.0 \pm 0.5 \text{ V}$, $T_A = 0$ to $+70^\circ\text{C}$ or -40 to $+85^\circ\text{C}$

VERSIONS			V _{CC} ±0.25 V	(NOTE 5) LH28F320S5-L90 LH28F320S5H-L90						UNIT
			V _{CC} ±0.5 V			(NOTE 6) LH28F320S5-L90 LH28F320S5H-L90		(NOTE 6) LH28F320S5-L12 LH28F320S5H-L12		
SYMBOL	PARAMETER	NOTE	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
tAVAV	Write Cycle Time		90		100		120		ns	
tPHEL	RP# High Recovery to CE# Going Low	2	1		1		1		μs	
tWLEL	WE# Setup to CE# Going Low		0		0		0		ns	
tELEH	CE# Pulse Width		50		50		50		ns	
tSHEH	WP# V _{IH} Setup to CE# Going High	2	100		100		100		ns	
tVPEH	V _{PP} Setup to CE# Going High	2	100		100		100		ns	
tAVEH	Address Setup to CE# Going High	3	40		40		40		ns	
tDVEH	Data Setup to CE# Going High	3	40		40		40		ns	
tEHDX	Data Hold from CE# High		5		5		5		ns	
tEHAX	Address Hold from CE# High		5		5		5		ns	
tEHWH	WE# Hold from CE# High		0		0		0		ns	
tEHEL	CE# Pulse Width High		25		25		25		ns	
tEHRL	CE# High to STS Going Low			90		90		90	ns	
tEHGL	Write Recovery before Read		0		0		0		ns	
tQVVL	V _{PP} Hold from Valid SRD, STS High Z	2, 4	0		0		0		ns	
tQVSL	WP# V _{IH} Hold from Valid SRD, STS High Z	2, 4	0		0		0		ns	

NOTES :

1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured relative to the CE# waveform.
2. Sampled, not 100% tested.
3. Refer to **Table 3** for valid A_{IN} and D_{IN} for block erase, full chip erase, (multi) word/byte write or block lock-bit configuration.
4. V_{PP} should be held at V_{PPH1} until determination of block erase, full chip erase, (multi) word/byte write or block lock-bit configuration success (SR.1/3/4/5 = 0).
5. See **Fig. 12 "Transient Input/Output Reference Waveform"** and **Fig. 14 "Transient Equivalent Testing Load Circuit"** (High Speed Configuration) for testing characteristics.
6. See **Fig. 13 "Transient Input/Output Reference Waveform"** and **Fig. 14 "Transient Equivalent Testing Load Circuit"** (Standard Configuration) for testing characteristics.




Fig. 18 AC Waveform for CE#-Controlled Write Operations

6.2.7 RESET OPERATIONS




Fig. 19. AC Waveform for Reset Operation

Reset AC Specifications (NOTE 1)

SYMBOL	PARAMETER	NOTE	Vcc = 5.0±0.5 V		UNIT
			MIN.	MAX.	
tPLPH	RP# Pulse Low Time (If RP# is tied to Vcc, this specification is not applicable)		100		ns
tPLRH	RP# Low to Reset during Block Erase, Full Chip Erase, (Multi) Word/Byte Write or Block Lock-Bit Configuration	2, 3		13.1	μs
tSVPH	Vcc 4.5 V to RP# High	4	100		ns

NOTES :

- These specifications are valid for all product versions (packages and speeds).
- If RP# is asserted while a block erase, full chip erase, (multi) word/byte write or block lock-bit configuration operation is not executing, the reset will complete within 100 ns.
- A reset time, tPHQV, is required from the latter of STS going High Z or RP# going high until outputs are valid.
- When the device power-up, holding RP#-low minimum 100 ns is required after Vcc has been in predefined range and also has been in stable there.

6.2.8 BLOCK ERASE, FULL CHIP ERASE, (MULTI) WORD/BYTE WRITE AND BLOCK LOCK-BIT CONFIGURATION PERFORMANCE (NOTE 3, 4)


• $V_{CC} = 5.0 \pm 0.25 \text{ V}$, $5.0 \pm 0.5 \text{ V}$, $T_A = 0 \text{ to } +70^\circ\text{C}$ or $-40 \text{ to } +85^\circ\text{C}$

SYMBOL	PARAMETER	NOTE	$V_{CC} = 5.0 \pm 0.5 \text{ V}$			UNIT
			MIN.	TYP. ^(NOTE1)	MAX.	
t _{WHQV1} t _{EHQV1}	Word/Byte Write Time (using W/B write, in word mode)	2		9.24	TBD	μs
t _{WHQV1} t _{EHQV1}	Word/Byte Write Time (using W/B write, in byte mode)	2		9.24	TBD	μs
	Word/Byte Write Time (using multi word/byte write)	2		2	TBD	μs
	Block Write Time (using W/B write, in word mode)	2		0.31	3.7	s
	Block Write Time (using W/B write, in byte mode)	2		0.61	7.5	s
	Block Write Time (using multi word/byte write)	2		0.13	1.5	s
t _{WHQV2} t _{EHQV2}	Block Erase Time	2		0.34	10	s
	Full Chip Erase Time			21.8	TBD	s
t _{WHQV3} t _{EHQV3}	Set Block Lock-Bit Time	2		9.24	TBD	μs
t _{WHQV4} t _{EHQV4}	Clear Block Lock-Bits Time	2		0.34	TBD	s
t _{WHRH1} t _{EHHR1}	Write Suspend Latency Time to Read			5.6	7	μs
t _{WHRH2} t _{EHHR2}	Erase Suspend Latency Time to Read			9.4	13.1	μs


NOTES :

1. Typical values measured at $T_A = +25^\circ\text{C}$ and nominal voltages. Assumes corresponding block lock-bits are not set. Subject to change based on device characterization.
2. Excludes system-level overhead.
3. These performance numbers are valid for all speed versions.
4. Sampled, not 100% tested.

7 ORDERING INFORMATION



OPTION	ORDER CODE	VALID OPERATIONAL COMBINATIONS	
		V _{CC} = 5.0±0.5 V 100 pF load, TTL I/O Levels	V _{CC} = 5.0±0.25 V 30 pF load, 1.5 V I/O Levels
1	LH28F320S5XX-L90	100 ns	90 ns
2	LH28F320S5XX-L12	120 ns	

56 SSOP (SSOP056-P-0600)

80 CSP (FBGA080/064-P-0818)

