

6

i386 Addressing Modes and Assembler Instructions

This chapter contains information specific to the Intel i386 processor architecture, which includes the i386, i486, and Pentium processors. The first section, *“i386 Registers and Addressing Modes,”* lists the registers available and describes the addressing modes used by assembler instructions. The second section, *“i386 Assembler Instructions,”* lists each assembler instruction with NeXT assembler syntax.

Note: Don't confuse the *i386 architecture* with the *i386 processor*. NEXTSTEP makes use of instructions specific to the i486 processor, and will not run on an i386 processor.

i386 Registers and Addressing Modes

This section describes the conventions used to specify addressing modes and instruction mnemonics for the Intel i386 processor architecture. The instructions themselves are detailed in the next section, *“i386 Assembler*

Instructions.^o

Instruction Mnemonics

The instruction mnemonics that the assembler uses are based on the mnemonics described in the relevant Intel processor manuals.

Note: Branch instructions are always long (32 bits) for non-local labels on the NeXT i386 architecture machines. This allows the link editor to do procedure ordering (see the description of the **-sectorder** option in the **ld(1)** man page, and the ^aLink Optimization^o paper in the directory **/NextLibrary/Documentation/NextDev/Concepts/Performance**).

Registers

Many instructions accept registers as operands. The available registers are listed in this section. The NeXT assembler for Intel i386 processors always uses names beginning with a percent sign (^%) for registers, so naming conflicts with identifiers aren't possible; further, all register names are in lowercase letters.

General Registers

Each of the 32-bit general registers of the i386 architecture are accessible by different names, which specify parts of that register to be used. For example, the AX register can be accessed as a single byte (**%ah** or **%al**), a 16-bit value (**%ax**), or a 32-bit value (**%eax**). Figure 6-1 shows the names of these registers and their relation to the full 32-bit storage for each register:

F0.eps ,

Figure 6-1

Floating-Point Registers

%st
%st(0)-%st(7)

Segment Registers

%cs	code segment register
%ss	stack segment register
%ds	data segment register
%es	data segment register (string operation destination segment)
%fs	data segment register
%gs	data segment register

Other Registers

%cr0-%cr3	control registers
%db0-%db7	debug registers
%tr3-%tr7	test registers

Operands and Addressing Modes

The i386 architecture uses four kinds of instruction operands:

- Register
- Immediate

- Direct Memory
- Indirect Memory

Each type of operand corresponds to an addressing mode. Register operands specify that the value stored in the named register is to be used by the operator. Immediate operands are constant values specified in assembler code. Direct memory operands are the memory location of labels, or the value of a named register treated as an address. Indirect memory operands are calculated at run time from the contents of registers and optional constant values.

Register Operands

A register operand is given simply as the name of a register. It can be any of the identifiers beginning with '%' listed above; for example, `%eax`. When an operator calls for a register operand of a particular size, the operand is listed as `r8`, `r16`, or `r32`.

Immediate Operands

Immediate operands are specified as numeric values preceded by a dollar sign ('\$'). They are decimal by default, but can be marked as hexadecimal by beginning the number itself with '0x'. Simple calculations are allowed if grouped in parentheses. Finally, an immediate operand can be given as a label, in which case its value is the address of that label. Here are some examples:

```
$100
$0x5fec4
$(10*6)      # calculated by the assembler
$begloop
```

A reference to an undefined label is allowed, but that reference must be resolved at link time.

Direct Memory Operands

Direct memory operands are references to labels in assembler source. They act as static references to a single

location in memory relative to a specific segment, and are resolved at link time. Here's an example:

```
.data
var: .byte 0      # declare a byte-size variable labelled "var"
.text
.
.
.
movb %al,var     # move the low byte of the AX register into the
                 # memory location specified by "var"
```

By default, direct memory operands use the **%ds** segment register. This can be overridden by prefixing the operands with the segment register desired and a colon:

```
movb %es:%al,var # move the low byte of the AX register into the
                 # memory location in the segment given by %es
                 # and "var"
```

Note that the segment override applies only to the memory operands in an instruction; ^avar^o is affected, but not **%al**. The string instructions, which take two memory operands, use the segment override for both. A less common way of indicating a segment is to prefix the operator itself:

```
es/movb %al,%var # same as above
```

Indirect Memory Operands

Indirect memory operands are calculated from the contents of registers at run time. An indirect memory operand can contain a base register, and index register, a scale, and a displacement. The most general form is:

displacement(base_register,index_register,scale)

displacement is an immediate value. The base and index registers may be any 32-bit general register names, except that **%esp** can't be used as an index register. *scale* must be 1, 2, 4, or 8; no other values are allowed. The displacement and scale can be omitted, but at least one register must be specified. Also, if items from the end are omitted, the preceding commas can also be omitted, but the comma following an omitted item must remain:

```
10(%eax,%edx)
(%eax)
12(,%ecx,2)
12(,%ecx)
```

The value of an indirect memory operand is the memory location given by the contents of the register, relative to a segment's base address. The segment register used is **%ss** when the base register is **%ebp** or **%esp**, and **%ds** for all other base registers. For example:

```
movl (%eax),%edx    # default segment register here is %ds
```

The above assembler instruction moves 32 bits from the address given by **%eax** into the **%edx** register. The address **%eax** is relative to the **%ds** segment register. A different segment register from the default can be specified by prefixing the operand with the segment register name and a colon (':'):

```
movl %es:(%eax),%edx
```

A segment override can also be specified as an operator prefix:

```
es/movl (%eax),%edx
```

i386 Assembler Instructions

Note the following points about the information contained in this section:

- **Name** is the name that appears in the upper left corner of a page in the Intel manuals.
- **Operation Name** is the name that appears after the operator name in the Intel manuals. Processor-specific instructions are marked as they occur.
- The form of operands is that used in Intel's *i486 Microprocessor Programmer's Reference Manual*.
- The order of operands is **source** → **destination**, the opposite of the order in Intel's manuals.

Instructions

Name	Operator	Operand	Operation Name
aaa	aaa		ASCII Adjust after Addition
aad	aad		ASCII Adjust AX before Division
aam	aam		ASCII Adjust AX after Division
aas	aas		ASCII Adjust AL after Subtraction
adc	adc	<i>\$imm8,r/m8</i>	Add with Carry
	adc	<i>\$imm16,r/m16</i>	
	adc	<i>\$imm32,r/m32</i>	
	adc	<i>\$imm8,r/m16</i>	
	adc	<i>\$imm8,r/m32</i>	
	adc	<i>r8,r/m8</i>	
	adc	<i>r16,r/m16</i>	
	adc	<i>r32,r/m32</i>	
	adc	<i>r/m8,r8</i>	
	adc	<i>r/m16,r16</i>	
	adc	<i>r/m32,r32</i>	

add	add add add add add add add add add add	<i>\$imm8,r/m8</i> <i>\$imm16,r/m16</i> <i>\$imm32,r/m32</i> <i>\$imm8,r/m16</i> <i>\$imm8,r/m32</i> <i>r8,r/m8</i> <i>r16,r/m16</i> <i>r32,r/m32</i> <i>r/m8,r8</i> <i>r/m16,r16</i> <i>r/m32,r32</i>	Add
and	and and and and and and and and and and	<i>\$imm8,r/m8</i> <i>\$imm16,r/m16</i> <i>\$imm32,r/m32</i> <i>\$imm8,r/m16</i> <i>\$imm8,r/m32</i> <i>r8,r/m8</i> <i>r16,r/m16</i> <i>r32,r/m32</i> <i>r/m8,r8</i> <i>r/m16,r16</i> <i>r/m32,r32</i>	Logical AND
arpl	arpl	<i>r16,r/m16</i>	Adjust RPL Field of Selector
bound	bound bound	<i>m16&16,r16</i> <i>m32&32,r32</i>	Check Array Index Against Bounds

bsf	bsf	<i>r/m16,r16</i>	Bit Scan Forward
	bsf	<i>r/m32,r16</i>	
bsr	bsr	<i>r/m16,r16</i>	Bit Scan Reverse
	bsr	<i>r/m32,r16</i>	
bswap	bswap	<i>r32</i>	Byte Swap (i486-specific)
bt	bt	<i>r16,r/m16</i>	Bit Test
	bt	<i>r32,r/m32</i>	
	bt	<i>\$imm8,r/m16</i>	
	bt	<i>\$imm8,r/m32</i>	
btc	btc	<i>r16,r/m16</i>	Bit Test and Complement
	btc	<i>r32,r/m32</i>	
	btc	<i>\$imm8,r/m16</i>	
	btc	<i>\$imm8,r/m32</i>	
btr	btr	<i>r16,r/m16</i>	Bit Test and Reset
	btr	<i>r32,r/m32</i>	
	btr	<i>\$imm8,r/m16</i>	
	btr	<i>\$imm8,r/m32</i>	
bts	bts	<i>r16,r/m16</i>	Bit Test and Set
	bts	<i>r32,r/m32</i>	
	bts	<i>\$imm8,r/m16</i>	
	bts	<i>\$imm8,r/m32</i>	

call	call	<i>rel16</i>	Call Procedure
	call	<i>r/m16</i>	
	call	<i>ptr16:16</i>	
	call	<i>m16:16</i>	
	call	<i>rel32</i>	
	call	<i>r/m32</i>	
	lcall	<i>\$imm16,\$imm32</i>	
	lcall	<i>m16</i>	
	lcall	<i>m32</i>	
cbw/cwde	cbw		Convert Byte to Word/
	cwde		Convert Word to Doubleword
clc	clc		Clear Carry Flag
cld	cld		Clear Direction Flag
cli	cli		Clear Interrupt Flag
clts	clts		Clear Task-Switched Flag in CR0
cmc	cmc		Complement Carry Flag
cmp	cmp	<i>\$imm8,r/m8</i>	Compare Two Operands
	cmp	<i>\$imm16,r/m16</i>	
	cmp	<i>\$imm32,r/m32</i>	
	cmp	<i>\$imm8,r/m16</i>	
	cmp	<i>\$imm8,r/m32</i>	

	cmp	r8,r/m8	
	cmp	r16,r/m16	
	cmp	r32,r/m32	
	cmp	r/m8,r8	
	cmp	r/m16,r16	
	cmp	r/m32,r32	
cmps/cmpsb/cmpsw/cmpps			Compare String Operands
	cmps	m8,m8	
	cmps	m16,m16	
	cmps	m32,m32	
	cmpsb		
	cmpsw		
	cmpps		
	<i>(optional forms with segment override)</i>		
	cmpsb	%seg:0(%esi),%es:0(%edi)	
	cmpsw	%seg:0(%esi),%es:0(%edi)	
	cmpps	%seg:0(%esi),%es:0(%edi)	
cmpxchg	cmpxchg	r8,r/m8	Compare and Exchange
	cmpxchg	r16,r/m16	(i486-specific)
	cmpxchg	r32,r/m32	
cmpxchg8b	cmpxchg8b	m32	Compare and Exchange 8 Bytes
			(Pentium-specific)
cpuid	cpuid		CPU Identification

(Pentium-specific)

cwd/cdq	cwd cdq		Convert Word to Doubleword/ Convert Doubleword to Quadword
daa	daa		Decimal Adjust AL after Addition
das	das		Decimal Adjust AL after Subtraction
dec	dec dec dec dec dec	<i>r/m8</i> <i>r/m16</i> <i>r/m32</i> <i>r16</i> <i>r32</i>	Decrement by 1
div	div div div	<i>r/m8,%al</i> <i>r/m16,%ax</i> <i>r/m32,%eax</i>	Unsigned Divide
enter	enter	<i>\$imm16,\$imm8</i>	Make Stack Frame for Procedure Parameters
f2xm1	f2xm1		Computer 2^X-1
fabs	fabs		Absolute Value

fadd/faddp/fiadd			Add
	fadd	<i>m32real</i>	
	fadd	<i>m64real</i>	
	fadd	ST(i),ST	
	fadd	ST,ST(i)	
	faddp	ST,ST(i)	
	fadd		
	fiadd	<i>m32int</i>	
	fiadd	<i>m16int</i>	
fbld	fbld	<i>m80dec</i>	Load Binary Coded Decimal
fbstp	fbstp	<i>m80dec</i>	Store Binary Coded Decimal and Pop
fchs	fchs		Change Sign
fclex/fnclex			Clear Exceptions
	fclex		
	fnclex		
fcom/fcomp/fcompp			Compare Real
	fcom	<i>m32real</i>	
	fcom	<i>m64real</i>	
	fcom	ST(i)	
	fcom		
	fcomp	<i>m32real</i>	
	fcomp	<i>m64real</i>	

	fcomp	ST(i)	
	fcomp		
	fcompp		
fcos	fcos		Cosine
fdecstp	fdecstp		Decrement Stack-Top Pointer
fdiv/fdivp/fidiv			Divide
	fdiv	<i>m32real</i>	
	fdiv	<i>m64real</i>	
	fdiv	ST(i),ST	
	fdiv	ST,ST(i)	
	fdivp	ST,ST(i)	
	fdiv		
	fidiv	<i>m32int</i>	
	fidiv	<i>m16int</i>	
fdivr/fdivpr/fidivr			Reverse Divide
	fdivr	<i>m32real</i>	
	fdivr	<i>m64real</i>	
	fdivr	ST(i),ST	
	fdivr	ST,ST(i)	
	fdivrp	ST,ST(i)	
	fdivr		
	fidivr	<i>m32int</i>	
	fidivr	<i>m16int</i>	

ffree	ffree	ST(i)	Free Floating-Point Register
ficom/ficomp			Compare Integer
	ficom	<i>m16real</i>	
	ficom	<i>m32real</i>	
	ficomp	<i>m16int</i>	
	ficomp	<i>m32int</i>	
fild	filds	<i>m16int</i>	Load Integer
	fildl	<i>m32int</i>	
	fildq	<i>m64int</i>	
fincstp	fincstp		Increment Stack-Top Pointer
finit/fninit	finit		Initialize Floating-Point Unit
	fninit		
fist/fistp	fists	<i>m16int</i>	Store Integer
	fistl	<i>m32int</i>	
	fistps	<i>m16int</i>	
	fistpl	<i>m32int</i>	
	fistpq	<i>m64int</i>	
fld	flds	<i>m32real</i>	Load Real
	fldl	<i>m64real</i>	
	fldt	<i>m80real</i>	
	fld	ST(i)	
fld1/fldl2t/fldl2e/fldpi/fldlg2/gldln2/fldz			Load Constant

	fld1		
	fld2t		
	fld2e		
	fldpi		
	fldlg2		
	fldln2		
	fldz		
fldcw	fldcw	<i>m2byte</i>	Load Control Word
fldenv	fldenv	<i>m14/28byte</i>	Load FPU Environment
fmul/fmulp/fimul			Multiply
	fmul	<i>m32real</i>	
	fmul	<i>m64real</i>	
	fmul	ST(i),ST	
	fmul	ST(i),ST	
	fmulp	ST,ST(i)	
	fmul		
	fimul	<i>m32int</i>	
	fimul	<i>m16int</i>	
fnop	fnop		No Operation
fpatan	fpatan		Partial Arctangent
fprem	fprem		Partial Remainder

fprem1	fprem1		Partial Remainder
fptan	fptan		Partial Tangent
frndint	frndint		Round to Integer
frstor	frstor	<i>m94/108byte</i>	Restore FPU State
fsave/fnsave			Store FPU State
	fsave	<i>m94/108byte</i>	
	fnsave	<i>m94/108byte</i>	
fscale	fscale		Scale
fsin	fsin		Sine
fsincos	fsincos		Sine and Cosine
fsqrt	fsqrt		Square Root
fst/fstp	fst	<i>m32real</i>	Store Real
	fst	<i>m64real</i>	
	fst	ST(i)	
	fstp	<i>m32real</i>	
	fstp	<i>m64real</i>	
	fstp	<i>m80real</i>	
	fstp	ST(i)	
fstcw/fnstcw			Store Control Word

	fstcw	<i>m2byte</i>	
	fnstcw	<i>m2byte</i>	
	fstenv/fnstenv		Store FPU Environment
	fstenv	<i>m14/28byte</i>	
	fnstenv	<i>m14/28byte</i>	
	fstsw/fnstsw		Store Status Word
	fstsw	<i>m2byte</i>	
	fstsw	%ax	
	fnstsw	<i>m2byte</i>	
	fnstsw	%ax	
	fsub/fsubp/fisub		Subtract
	fsub	<i>m32real</i>	
	fsub	<i>m64real</i>	
	fsub	ST(i),ST	
	fsub	ST,ST(i)	
	fsubp	ST,ST(i)	
	fsub		
	fisub	<i>m32int</i>	
	fisub	<i>m16int</i>	
	fsubr/fsubpr/fisubr		Reverse Subtract
	fsubr	<i>m32real</i>	
	fsubr	<i>m64real</i>	
	fsubr	ST(i),ST	
	fsubr	ST,ST(i)	

	fsubpr	ST,ST(i)	
	fsubr		
	fisubr	<i>m32int</i>	
	fisubr	<i>m16int</i>	
ftst	ftst		Test
fucom/fucomp/fucompp			Unordered Compare Real
	fucom	ST(i)	
	fucom		
	fucomp	ST(i)	
	fucomp		
	fucompp		
fwait	fwait		Wait
fxam	fxam		Examine
fxch	fxch	ST(i)	Exchange Register Contents
	fxch		
fxtract	fxtract		Extract Exponent and Significand
fyl2x	fyl2x		Compute $y \times \log_2 x$
fyl2xp1	fyl2xp1		Compute $y \times \log_2(x+1)$

hlt	hlt		Halt
idiv	idiv	<i>r/m8</i>	Signed Divide
	idiv	<i>r/m16,%ax</i>	
	idiv	<i>r/m32,%eax</i>	
imul	imul	<i>r/m8</i>	Signed Multiply
	imul	<i>r/m16</i>	
	imul	<i>r/m32</i>	
	imul	<i>r/m16,r16</i>	
	imul	<i>r/m32,r32</i>	
	imul	<i>\$imm8,r/m16,r16</i>	
	imul	<i>\$imm8,r/m32,r32</i>	
	imul	<i>\$imm8,r16</i>	
	imul	<i>\$imm8,r32</i>	
	imul	<i>\$imm16,r/m16,r16</i>	
	imul	<i>\$imm32,r/m32,r32</i>	
	imul	<i>\$imm16,r16</i>	
imul	<i>\$imm32,r32</i>		
in	in	<i>\$imm8,%al</i>	Input from Port
	in	<i>\$imm8,%ax</i>	
	in	<i>\$imm8,%eax</i>	
	in	<i>%dx,%al</i>	
	in	<i>%dx,%ax</i>	
	in	<i>%dx,%eax</i>	
inc	inc	<i>r/m8</i>	Increment by 1
	inc	<i>r/m16</i>	

	inc	<i>r/m32</i>	
	inc	<i>r16</i>	
	inc	<i>r32</i>	
ins/insb/insw/insd			Input from Port to String
	ins		
	insb		
	insw		
	insd		
int/into	int	3	Call to Interrupt Procedure
	int	<i>\$imm8</i>	
	into		
invd	invd		Invalidate Cache (i486-specific)
invlpg	invlpg	<i>m</i>	Invalidate TLB Entry (i486-specific)
iret/iretd	iret		Interrupt Return
	iretd		
jcc			Jump if Condition is Met
	ja	<i>rel8</i>	short if above
	jae	<i>rel8</i>	short if above or equal
	jb	<i>rel8</i>	short if below
	jbe	<i>rel8</i>	short if below or equal
	jc	<i>rel8</i>	short if carry

jcxz	<i>rel8</i>	short if %cx register is 0
jecxz	<i>rel8</i>	short if %ecx register is 0
je	<i>rel8</i>	short if equal
jz	<i>rel8</i>	short if 0
jg	<i>rel8</i>	short if greater
jge	<i>rel8</i>	short if greater or equal
jl	<i>rel8</i>	short if less
jle	<i>rel8</i>	short if less or equal
jna	<i>rel8</i>	short if not above
jnae	<i>rel8</i>	short if not above or equal
jnb	<i>rel8</i>	short if not below
jnbе	<i>rel8</i>	short if not below or equal
jnc	<i>rel8</i>	short if not carry
jne	<i>rel8</i>	short if not equal
jng	<i>rel8</i>	short if not greater
jnge	<i>rel8</i>	short if not greater or equal
jnl	<i>rel8</i>	short if not less
jnle	<i>rel8</i>	short if not less or equal
jno	<i>rel8</i>	short if not overflow
jnp	<i>rel8</i>	short if not parity
jns	<i>rel8</i>	short if not sign
jnz	<i>rel8</i>	short if not 0
jo	<i>rel8</i>	short if overflow
jp	<i>rel8</i>	short if parity
jpe	<i>rel8</i>	short if parity even
jpo	<i>rel8</i>	short if parity odd
js	<i>rel8</i>	short if sign
jz	<i>rel8</i>	short if zero
ja	<i>rel16/32</i>	near if above

jae	<i>rel16/32</i>	near if above or equal
jb	<i>rel16/32</i>	near if below
jbe	<i>rel16/32</i>	near if below or equal
jc	<i>rel16/32</i>	near if carry
je	<i>rel16/32</i>	near if equal
jz	<i>rel16/32</i>	near if 0
jg	<i>rel16/32</i>	near if greater
jge	<i>rel16/32</i>	near if greater or equal
jl	<i>rel16/32</i>	near if less
jle	<i>rel16/32</i>	near if less or equal
jna	<i>rel16/32</i>	near if not above
jnae	<i>rel16/32</i>	near if not above or equal
jnb	<i>rel16/32</i>	near if not below
jnbe	<i>rel16/32</i>	near if not below or equal
jnc	<i>rel16/32</i>	near if not carry
jne	<i>rel16/32</i>	near if not equal
jng	<i>rel16/32</i>	near if not greater
jnge	<i>rel16/32</i>	near if not greater or less
jnl	<i>rel16/32</i>	near if not less
jnle	<i>rel16/32</i>	near if not less or equal
jno	<i>rel16/32</i>	near if not overflow
jnp	<i>rel16/32</i>	near if not parity
jns	<i>rel16/32</i>	near if not sign
jnz	<i>rel16/32</i>	near if not 0
jo	<i>rel16/32</i>	near if overflow
jp	<i>rel16/32</i>	near if parity
jpe	<i>rel16/32</i>	near if parity even
jpo	<i>rel16/32</i>	near if parity odd

	js	<i>rel16/32</i>	near if sign
	jz	<i>rel16/32</i>	near if 0
jmp	jmp	<i>rel8</i>	Jump
	jmp	<i>rel16</i>	
	jmp	<i>r/m16</i>	
	jmp	<i>rel32</i>	
	jmp	<i>r/m32</i>	
	ljmp	<i>\$imm16,\$imm32</i>	
	ljmp	<i>m16</i>	
	ljmp	<i>m32</i>	
lahf	lahf		Load Flags into AH Register
lar	lar	<i>r/m16,r16</i>	Load Access Rights Byte
	lar	<i>r/m32,r32</i>	
lea	lea	<i>m,r16</i>	Load Effective Address
	lea	<i>m,r32</i>	
leave	leave		High Level Procedure Exit
lgdt/lidt	lgdt	<i>m16&32</i>	Load Global/Interrupt Descriptor Table Register
	lidt	<i>m16&32</i>	
lgs/lss/lds/les/lfs			Load Full Pointer
	lgs	<i>m16:16,r16</i>	
	lgs	<i>m16:32,r32</i>	
	lss	<i>m16:16,r16</i>	

	lss	<i>m16:32,r32</i>	
	lds	<i>m16:16,r16</i>	
	lds	<i>m16:32,r32</i>	
	les	<i>m16:16,r16</i>	
	les	<i>m16:32,r32</i>	
	lfs	<i>m16:16,r16</i>	
	lfs	<i>m16:32,r32</i>	
lldt	lldt	<i>r/m16</i>	Load Local Descriptor Table Register
lmsw	lmsw	<i>r/m16</i>	Load Machine Status Word
lock	lock		Assert LOCK# Signal Prefix
lods/lodsb/lodsw/lodsd			Load String Operand
	lods	<i>m8</i>	
	lods	<i>m16</i>	
	lods	<i>m32</i>	
	lodsb		
	lodsw		
	lodsd		
	<i>(optional forms with segment override)</i>		
	lodsb	<i>%seg:0(%esi),%al</i>	
	lodsw	<i>%seg:0(%esi),%al</i>	
	lodsd	<i>%seg:0(%esi),%al</i>	

<i>loop/loopcond</i>			Loop Control with CX Counter
	loop	<i>rel8</i>	
	loope	<i>rel8</i>	
	loopz	<i>rel8</i>	
	loopne	<i>rel8</i>	
	loopnz	<i>rel8</i>	
lsl	lsl	<i>r/m16,r16</i>	Load Segment Limit
	lsl	<i>r/m32,r32</i>	
ltr	ltr	<i>r/m16</i>	Load Task Register
mov	mov	<i>r8,r/m8</i>	Move Data
	mov	<i>r16,r/m16</i>	
	mov	<i>r32,r/m32</i>	
	mov	<i>r/m8,r8</i>	
	mov	<i>r/m16,r16</i>	
	mov	<i>r/m16,r16</i>	
	mov	<i>Sreg,r/m16</i>	
	mov	<i>r/m16,Sreg</i>	
	mov	<i>moffs8,%al</i>	
	mov	<i>moffs8,%ax</i>	
	mov	<i>moffs8,%eax</i>	
	mov	<i>%al,moffs8</i>	
	mov	<i>%ax,moffs16</i>	
	mov	<i>%eax,moffs32</i>	
	mov	<i>\$imm8,reg8</i>	
	mov	<i>\$imm16,reg16</i>	
mov	<i>\$imm32,reg32</i>		

	mov	\$imm8,r/m8	
	mov	\$imm16,r/m16	
	mov	\$imm32,r/m32	
mov	mov	r32,%cr0	Move to/from Special Registers
	mov	%cr0/%cr2/%cr3,r32	
	mov	%cr2/%cr3,r32	
	mov	%dr0-3,r32	
	mov	%dr6/%dr7,r32	
	mov	r32,%dr0-3	
	mov	r32,%dr6/%dr7	
	mov	%tr4/%tr5/%tr6/%tr7,r32	
	mov	r32,%tr4/%tr5/%tr6/%tr7	
	mov	%tr3,r32	
	mov	r32,%tr3	
movs/movsb/movsw/movsd			Move Data from String to String
	movs	m8,m8	
	movs	m16,m16	
	movs	m32,m32	
	movsb		
	movsw		
	movsd		
		<i>(optional forms with segment override)</i>	
	movsb	%seg:0(%esi),%es:0(%edi)	
	movsw	%seg:0(%esi),%es:0(%edi)	
	movsd	%seg:0(%esi),%es:0(%edi)	

movsx	movsx movsx movsx	<i>r/m8,r16</i> <i>r/m8,r32</i> <i>r/m16,r32</i>	Move with Sign-Extend
movzx	movzx movzx movzx	<i>r/m8,r16</i> <i>r/m8,r32</i> <i>r/m16,r32</i>	Move with Zero-Extend
mul	mul mul mul	<i>r/m8,%al</i> <i>r/m16,%ax</i> <i>r/m32,%eax</i>	Unsigned Multiplication of AL or AX
neg	neg neg neg	<i>r/m8</i> <i>r/m16</i> <i>r/m32</i>	Two's Complement Negation
nop	nop		No Operation
not	not not not	<i>r/m8</i> <i>r/m16</i> <i>r/m32</i>	One's Complement Negation
or	or or or or or or	<i>\$imm8,r/m8</i> <i>\$imm16,r/m16</i> <i>\$imm32,r/m32</i> <i>\$imm8,r/m16</i> <i>\$imm8,r/m32</i> <i>r8,r/m8</i>	Logical Inclusive OR

	or	<i>r16,r/m16</i>	
	or	<i>r32,r/m32</i>	
	or	<i>r/m8,r8</i>	
	or	<i>r/m16,r16</i>	
	or	<i>r/m32,r32</i>	
out	out	%al,\$imm8	Output to Port
	out	%ax,\$imm8	
	out	%eax,\$imm8	
	out	%al,%dx	
	out	%ax,%dx	
	out	%eax,%dx	
outs/outsb/outsw/outsd			Output String to Port
	outs	<i>r/m8,%dx</i>	
	outs	<i>r/m16,%dx</i>	
	outs	<i>r/m32,%dx</i>	
	outsb		
	outsw		
	outsd		
pop	pop	<i>m16</i>	Pop a Word from the Stack
	pop	<i>m32</i>	
	pop	<i>r16</i>	
	pop	<i>r32</i>	
	pop	%ds	
	pop	%es	
	pop	%ss	

	pop	%fs	
	pop	%gs	
popa/popad			Pop all General Registers
	popa		
	popad		
popf/popfd	popf		Pop Stack into FLAGS or
	popfd		EFLAGS Register
push	push	<i>m16</i>	Push Operand onto the Stack
	push	<i>m32</i>	
	push	<i>r16</i>	
	push	<i>r32</i>	
	push	<i>\$imm8</i>	
	push	<i>\$imm16</i>	
	push	<i>\$imm32</i>	
	push	<i>Sreg</i>	
pusha/pushad			Push all General Registers
	pusha		
	pushad		
pushf/pushfd			Push Flags Register onto the
	pushf		Stack
	pushfd		
rcl/rcr/rol/ror			Rotate
	rcl	<i>1,r/m8</i>	

rcl	%cl,r/m8
rcl	\$imm8,r/m8
rcl	1,r/m16
rcl	%cl,r/m16
rcl	\$imm8,r/m16
rcl	1,r/m32
rcl	%cl,r/m32
rcl	\$imm8,r/m32
rcr	1,r/m8
rcr	%cl,r/m8
rcr	\$imm8,r/m8
rcr	1,r/m16
rcr	%cl,r/m16
rcr	\$imm8,r/m16
rcr	1,r/m32
rcr	%cl,r/m32
rcr	\$imm8,r/m32
rol	1,r/m8
rol	%cl,r/m8
rol	\$imm8,r/m8
rol	1,r/m16
rol	%cl,r/m16
rol	\$imm8,r/m16
rol	1,r/m32
rol	%cl,r/m32
rol	\$imm8,r/m32
ror	1,r/m8
ror	%cl,r/m8

	ror	<i>\$imm8,r/m8</i>	
	ror	<i>1,r/m16</i>	
	ror	<i>%cl,r/m16</i>	
	ror	<i>\$imm8,r/m16</i>	
	ror	<i>1,r/m32</i>	
	ror	<i>%cl,r/m32</i>	
	ror	<i>\$imm8,r/m32</i>	
rdmsr	rdmsr		Read from Model-Specific Register (Pentium-specific)
rdstc	rdstc		Read from Time Stamp Counter (Pentium-specific)
rep/repe/repz/repne/repnz			Repeat Following String Operation
	rep ins	<i>%dx,rm8</i>	
	rep ins	<i>%dx,rm16</i>	
	rep ins	<i>%dx,rm32</i>	
	rep movs	<i>m8,m8</i>	
	rep movs	<i>m16,m16</i>	
	rep movs	<i>m32,m32</i>	
	rep outs	<i>rm8,%dx</i>	
	rep outs	<i>rm16,%dx</i>	
	rep outs	<i>rm32,%dx</i>	
	rep lods	<i>m8</i>	
	rep lods	<i>m16</i>	
	rep lods	<i>m32</i>	
	rep stos	<i>m8</i>	
	rep stos	<i>m16</i>	

	rep stos	<i>m32</i>	
	repe cmps	<i>m8,m8</i>	
	repe cmps	<i>m16,m16</i>	
	repe cmps	<i>m32,m32</i>	
	repe scas	<i>m8</i>	
	repe scas	<i>m16</i>	
	repe scas	<i>m32</i>	
	repne cmps	<i>m8,m8</i>	
	repne cmps	<i>m16,m16</i>	
	repne cmps	<i>m32,m32</i>	
	repne scas	<i>m8</i>	
	repne scas	<i>m16</i>	
	repne scas	<i>m32</i>	
ret	ret		Return from Procedure
	ret	<i>\$imm16</i>	
rsm	rsm		Resume from System- Management Mode (Pentium-specific)
sahf	sahf		Store AH into Flags
sal/sar/shl/shr			Shift Instructions
	sal	<i>1,r/m8</i>	
	sal	<i>%cl,r/m8</i>	
	sal	<i>\$imm8,r/m8</i>	
	sal	<i>1,r/m16</i>	

sal	%cl,r/m16
sal	\$imm8,r/m16
sal	1,r/m32
sal	%cl,r/m32
sal	\$imm8,r/m32
sar	1,r/m8
sar	%cl,r/m8
sar	\$imm8,r/m8
sar	1,r/m16
sar	%cl,r/m16
sar	\$imm8,r/m16
sar	1,r/m32
sar	%cl,r/m32
sar	\$imm8,r/m32
shl	1,r/m8
shl	%cl,r/m8
shl	\$imm8,r/m8
shl	1,r/m16
shl	%cl,r/m16
shl	\$imm8,r/m16
shl	1,r/m32
shl	%cl,r/m32
shl	\$imm8,r/m32
shr	1,r/m8
shr	%cl,r/m8
shr	\$imm8,r/m8
shr	1,r/m16
shr	%cl,r/m16
shr	\$imm8,r/m16

	shr	1,r/m32	
	shr	%cl,r/m32	
	shr	\$imm8,r/m32	
sbb	sbb	\$imm8,r/m8	Integer Subtraction with Borrow
	sbb	\$imm16,r/m16	
	sbb	\$imm32,r/m32	
	sbb	\$imm8,r/m16	
	sbb	\$imm8,r/m32	
	sbb	r8,r/m8	
	sbb	r16,r/m16	
	sbb	r32,r/m32	
	sbb	r/m8,r8	
	sbb	r/m16,r16	
	sbb	r/m32,r32	
scas/scasb/scasw/scasd			Compare String Data
	scas	m8	
	scas	m16	
	scas	m32	
	scasb		
	scasw		
	scasd		
	<i>(optional forms with segment override)</i>		
	scasb	%al,%seg:0(%edi)	
	scasw	%ax,%seg:0(%edi)	
	scasd	%eax,%seg:0(%edi)	

setcc

Byte Set on Condition

seta	<i>r/m8</i>	above
setae	<i>r/m8</i>	above or equal
setb	<i>r/m8</i>	below
setbe	<i>r/m8</i>	below or equal
setc	<i>r/m8</i>	carry
sete	<i>r/m8</i>	equal
setg	<i>r/m8</i>	greater
setge	<i>r/m8</i>	greater or equal
setl	<i>r/m8</i>	less
setle	<i>r/m8</i>	less or equal
setna	<i>r/m8</i>	not above
setnae	<i>r/m8</i>	not above or equal
setnb	<i>r/m8</i>	not below
setnbe	<i>r/m8</i>	not below or equal
setnc	<i>r/m8</i>	not carry
setne	<i>r/m8</i>	not equal
setng	<i>r/m8</i>	not greater
setnge	<i>r/m8</i>	not greater or equal
setnl	<i>r/m8</i>	not less
setnle	<i>r/m8</i>	not less or equal
setno	<i>r/m8</i>	not overflow
setnp	<i>r/m8</i>	not parity
setns	<i>r/m8</i>	not sign
setnz	<i>r/m8</i>	not zero
seto	<i>r/m8</i>	overflow
setp	<i>r/m8</i>	parity
setpe	<i>r/m8</i>	parity even

	setpo	<i>r/m8</i>	parity odd
	sets	<i>r/m8</i>	sign
	setz	<i>r/m8</i>	zero
sgdt/sidt	sgdt	<i>m</i>	Store Global/Interrupt Descriptor Table Register
	sidt	<i>m</i>	
shld	shld	<i>\$imm8,r16,r/m16</i>	Double Precision Shift Left
	shld	<i>\$imm8,r32,r/m32</i>	
	shld	<i>%cl,r16,r/m16</i>	
	shld	<i>%cl,r32,r/m32</i>	
shrd	shrd	<i>\$imm8,r16,r/m16</i>	Double Precision Shift Right
	shrd	<i>\$imm8,r32,r/m32</i>	
	shrd	<i>%cl,r16,r/m16</i>	
	shrd	<i>%cl,r32,r/m32</i>	
sldt	sldt	<i>r/m16</i>	Store Local Descriptor Table Register
smsw	smsw	<i>r/m16</i>	Store Machine Status Word
stc	stc		Set Carry Flag
std	std		Set Direction Flag
sti	sti		Set Interrupt Flag

stos/stosb/stosw/stosd			Store String Data
	stos	<i>m8</i>	
	stos	<i>m16</i>	
	stos	<i>m32</i>	
	stosb		
	stosw		
	stosd		
	<i>(optional forms with segment override)</i>		
	stosb	%al,%seg:0(%edi)	
	stosw	%ax,%seg:0(%edi)	
	stosd	%eax,%seg:0(%edi)	
str	str	<i>r/m16</i>	Store Task Register
sub	sub	<i>\$imm8,r/m8</i>	Integer Subtraction
	sub	<i>\$imm16,r/m16</i>	
	sub	<i>\$imm32,r/m32</i>	
	sub	<i>\$imm8,r/m16</i>	
	sub	<i>\$imm8,r/m32</i>	
	sub	<i>r8,r/m8</i>	
	sub	<i>r16,r/m16</i>	
	sub	<i>r32,r/m32</i>	
	sub	<i>r/m8,r8</i>	
	sub	<i>r/m16,r16</i>	
	sub	<i>r/m32,r32</i>	
test	test	<i>\$imm8,r/m8</i>	Logical Compare
	test	<i>\$imm16,r/m16</i>	

	test	<i>\$imm32,r/m32</i>	
	test	<i>r8,r/m8</i>	
	test	<i>r16,r/m16</i>	
	test	<i>r32,r/m32</i>	
verr, verw	verr	<i>r/m16</i>	Verify a Segment for Reading or Writing
	verw	<i>r/m16</i>	
wait	wait		Wait
wbinvd	wbinvd		Write-Back and Invalidate Cache (i486-specific)
wrmsr	wrmsr		Write to Model-Specific Register (Pentium-specific)
xadd	xadd	<i>r8,r/m8</i>	Exchange and Add (i486-specific)
	xadd	<i>r16,r/m16</i>	
	xadd	<i>r32,r/m32</i>	
xchg	xchg	<i>r16,%ax</i>	Exchange Register/Memory with Register
	xchg	<i>%ax,r16</i>	
	xchg	<i>%eax,r32</i>	
	xchg	<i>r32,%eax</i>	
	xchg	<i>r8,r/m8</i>	
	xchg	<i>r/m8,r8</i>	
	xchg	<i>r16,r/m16</i>	
	xchg	<i>r/m16,r16</i>	

	xchg	<i>r32,r/m32</i>	
	xchg	<i>r/m32,r32</i>	
xlat/xlatb	xlat	<i>m8</i>	Table Look-up Translation
	xlatb		
xor	xor	<i>\$imm8,r/m8</i>	Logical Exclusive OR
	xor	<i>\$imm16,r/m16</i>	
	xor	<i>\$imm32,r/m32</i>	
	xor	<i>\$imm8,r/m16</i>	
	xor	<i>\$imm8,r/m32</i>	
	xor	<i>r8,r/m8</i>	
	xor	<i>r16,r/m16</i>	
	xor	<i>r32,r/m32</i>	
	xor	<i>r/m8,r8</i>	
	xor	<i>r/m16,r16</i>	
	xor	<i>r/m32,r32</i>	